Home
last modified time | relevance | path

Searched +full:pd +full:- +full:disable (Results 1 – 25 of 343) sorted by relevance

12345678910>>...14

/openbmc/linux/drivers/pmdomain/bcm/
H A Dbcm2835-power.c1 // SPDX-License-Identifier: GPL-2.0+
8 #include <dt-bindings/soc/bcm2835-pm.h>
12 #include <linux/mfd/bcm2835-pm.h>
16 #include <linux/reset-controller.h>
109 #define PM_READ(reg) readl(power->base + (reg))
110 #define PM_WRITE(reg, val) writel(PM_PASSWORD | (val), power->base + (reg))
154 void __iomem *base = power->asb; in bcm2835_asb_control()
163 if (power->rpivid_asb) in bcm2835_asb_control()
164 base = power->rpivid_asb; in bcm2835_asb_control()
180 if (ktime_get_ns() - start >= 1000) in bcm2835_asb_control()
[all …]
/openbmc/linux/drivers/clk/sifive/
H A Dsifive-prci.c1 // SPDX-License-Identifier: GPL-2.0
10 #include "sifive-prci.h"
11 #include "fu540-prci.h"
12 #include "fu740-prci.h"
19 * __prci_readl() - read from a PRCI register
20 * @pd: PRCI context
24 * address of the PRCI register target described by @pd, and return
29 * Return: the contents of the register described by @pd and @offs.
31 static u32 __prci_readl(struct __prci_data *pd, u32 offs) in __prci_readl() argument
33 return readl_relaxed(pd->va + offs); in __prci_readl()
[all …]
/openbmc/linux/drivers/regulator/
H A Dmax8952.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * max8952.c - Voltage and current regulation for the Maxim 8952
46 int ret = i2c_smbus_read_byte_data(max8952->client, reg); in max8952_read_reg()
57 return i2c_smbus_write_byte_data(max8952->client, reg, value); in max8952_write_reg()
66 return -EINVAL; in max8952_list_voltage()
68 return (max8952->pdata->dvs_mode[selector] * 10 + 770) * 1000; in max8952_list_voltage()
76 if (max8952->vid0) in max8952_get_voltage_sel()
78 if (max8952->vid1) in max8952_get_voltage_sel()
89 if (!max8952->vid0_gpiod || !max8952->vid1_gpiod) { in max8952_set_voltage_sel()
91 return -EPERM; in max8952_set_voltage_sel()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dwillsemi,wusb3801.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: WUSB3801 Type-C port controller
10 The Will Semiconductor WUSB3801 is a USB Type-C port controller which
12 compatible with the USB Type-C Cable and Connector Specification v1.2.
15 - Samuel Holland <samuel@sholland.org>
20 - willsemi,wusb3801
30 $ref: ../connector/usb-connector.yaml#
33 The managed USB Type-C connector. Since WUSB3801 does not support
[all …]
/openbmc/linux/Documentation/devicetree/bindings/memory-controllers/
H A Drockchip,rk3399-dmc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/rockchip,rk3399-dmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Brian Norris <briannorris@chromium.org>
15 - rockchip,rk3399-dmc
17 devfreq-events:
21 Documentation/devicetree/bindings/devfreq/event/rockchip-dfi.txt.
26 clock-names:
28 - const: dmc_clk
[all …]
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dimx93-tqma9352-mba93xxla.dts1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
3 * Copyright (c) 2022-2023 TQ-Systems GmbH <linux@ew.tq-group.com>,
4 * D-82229 Seefeld, Germany.
8 /dts-v1/;
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/net/ti-dp83867.h>
13 #include <dt-bindings/pwm/pwm.h>
14 #include <dt-bindings/usb/pd.h>
15 #include "imx93-tqma9352.dtsi"
[all …]
H A Dimx8dxl-ss-conn.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 /delete-node/ &enet1_lpcg;
7 /delete-node/ &fec2;
10 conn_enet0_root_clk: clock-conn-enet0-root {
11 compatible = "fixed-clock";
12 #clock-cells = <0>;
13 clock-frequency = <250000000>;
14 clock-output-names = "conn_enet0_root_clk";
18 compatible = "nxp,imx8dxl-dwmac-eqos", "snps,dwmac-5.10a";
20 interrupt-parent = <&gic>;
[all …]
/openbmc/linux/drivers/pmdomain/samsung/
H A Dexynos-pm-domains.c1 // SPDX-License-Identifier: GPL-2.0
9 // conjunction with runtime-pm. Support for both device-tree and non-device-tree
32 struct generic_pm_domain pd; member
38 struct exynos_pm_domain *pd; in exynos_pd_power() local
43 pd = container_of(domain, struct exynos_pm_domain, pd); in exynos_pd_power()
44 base = pd->base; in exynos_pd_power()
46 pwr = power_on ? pd->local_pwr_cfg : 0; in exynos_pd_power()
52 while ((readl_relaxed(base + 0x4) & pd->local_pwr_cfg) != pwr) { in exynos_pd_power()
54 op = (power_on) ? "enable" : "disable"; in exynos_pd_power()
55 pr_err("Power domain %s %s failed\n", domain->name, op); in exynos_pd_power()
[all …]
/openbmc/linux/drivers/net/ethernet/smsc/
H A Dsmsc9420.c1 // SPDX-License-Identifier: GPL-2.0-or-later
17 #include <linux/dma-mapping.h>
25 #define DRV_MDIONAME "smsc9420-mdio"
82 static uint debug = -1;
86 static inline u32 smsc9420_reg_read(struct smsc9420_pdata *pd, u32 offset) in smsc9420_reg_read() argument
88 return ioread32(pd->ioaddr + offset); in smsc9420_reg_read()
92 smsc9420_reg_write(struct smsc9420_pdata *pd, u32 offset, u32 value) in smsc9420_reg_write() argument
94 iowrite32(value, pd->ioaddr + offset); in smsc9420_reg_write()
97 static inline void smsc9420_pci_flush_write(struct smsc9420_pdata *pd) in smsc9420_pci_flush_write() argument
100 smsc9420_reg_read(pd, ID_REV); in smsc9420_pci_flush_write()
[all …]
/openbmc/linux/drivers/firmware/
H A Dsysfb.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (c) 2012-2013 David Herrmann <dh.herrmann@gmail.com>
8 * Simple-Framebuffer support
9 * Create a platform-device for any available boot framebuffer. The
10 * simple-framebuffer platform device is already available on DT systems, so
12 * platform device compatible with the "simple-framebuffer" DT object. If
14 * "vesa-framebuffer", "efi-framebuffer" or "platform-framebuffer" device and
16 * to pick these devices up without messing with simple-framebuffer drivers.
19 * If CONFIG_SYSFB_SIMPLEFB is not selected, never register "simple-framebuffer"
23 * TODO: We set the dev_id field of all platform-devices to 0. This allows
[all …]
/openbmc/linux/drivers/clk/qcom/
H A Dgdsc.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2015, 2017-2018, 2022, The Linux Foundation. All rights reserved.
16 #include <linux/reset-controller.h>
52 #define domain_to_gdsc(domain) container_of(domain, struct gdsc, pd)
66 if (sc->flags & POLL_CFG_GDSCR) in gdsc_check_status()
67 reg = sc->gdscr + CFG_GDSCR_OFFSET; in gdsc_check_status()
68 else if (sc->gds_hw_ctrl) in gdsc_check_status()
69 reg = sc->gds_hw_ctrl; in gdsc_check_status()
71 reg = sc->gdscr; in gdsc_check_status()
73 ret = regmap_read(sc->regmap, reg, &val); in gdsc_check_status()
[all …]
/openbmc/linux/drivers/i2c/busses/
H A Di2c-sh_mobile.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2014-19 Wolfram Sang <wsa@sang-engineering.com>
8 * Portions of the code based on out-of-tree driver i2c-sh7343.c
15 #include <linux/dma-mapping.h>
40 /* ICIC: -DTE */
47 /* ICIC: -DTE */
51 /* 3 bytes or more, +---------+ gets repeated */
56 /* 0 byte receive - not supported since slave may hold SDA low */
61 /* ICIC: -DTE | +DTE */
68 /* ICIC: -DTE | +DTE */
[all …]
/openbmc/linux/include/linux/usb/
H A Dtcpm.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Copyright 2015-2017 Google, Inc
11 #include "pd.h"
59 * struct tcpc_dev - Port configuration and callback functions
64 * and cc=Rp-def. This allows the tcpm to provide a fallback
65 * current-limit detection method for the cc=Rp-def case.
74 * @set_vconn: Called to enable or disable VCONN
75 * @set_vbus: Called to enable or disable VBUS
79 * @set_pd_rx: Called to enable or disable reception of PD messages
82 * Optional; if supported by hardware, called to start dual-role
[all …]
/openbmc/linux/drivers/media/pci/dt3155/
H A Ddt3155.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (C) 2006-2010 by Marin Mitov *
14 #include <media/v4l2-dev.h>
15 #include <media/v4l2-ioctl.h>
16 #include <media/v4l2-common.h>
17 #include <media/videobuf2-dma-contig.h>
24 * read_i2c_reg - reads an internal i2c register
43 return -EIO; /* error: NEW_CYCLE not cleared */ in read_i2c_reg()
48 return -EIO; /* error: DIRECT_ABORT set */ in read_i2c_reg()
55 * write_i2c_reg - writes to an internal i2c register
[all …]
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Drockchip,rk3288-dmc.txt3 - compatible: "rockchip,rk3288-dmc", "syscon"
4 - rockchip,cru: this driver should access cru regs, so need get cru here
5 - rockchip,grf: this driver should access grf regs, so need get grf here
6 - rockchip,pmu: this driver should access pmu regs, so need get pmu here
7 - rockchip,sgrf: this driver should access sgrf regs, so need get sgrf here
8 - rockchip,noc: this driver should access noc regs, so need get noc here
9 - reg: dynamic ram protocol controller(PCTL) address and phy controller(PHYCTL) address
10 - clock: must include clock specifiers corresponding to entries in the clock-names property.
11 - clock-output-names: from common clock binding to override the default output clock name
18 -logic-supply: this driver should adjust VDD_LOGIC according to dmc frequency, so need get logic-su…
[all …]
/openbmc/linux/drivers/pmdomain/imx/
H A Dgpc.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2015-2017 Pengutronix, Lucas Stach <kernel@pengutronix.de>
4 * Copyright 2011-2013 Freescale Semiconductor, Inc.
61 struct imx_pm_domain *pd = to_imx_pm_domain(genpd); in imx6_pm_domain_power_off() local
66 regmap_read(pd->regmap, pd->reg_offs + GPC_PGC_PDNSCR_OFFS, &val); in imx6_pm_domain_power_off()
71 regmap_update_bits(pd->regmap, pd->reg_offs + GPC_PGC_CTRL_OFFS, in imx6_pm_domain_power_off()
75 val = BIT(pd->cntr_pdn_bit); in imx6_pm_domain_power_off()
76 regmap_update_bits(pd->regmap, GPC_CNTR, val, val); in imx6_pm_domain_power_off()
79 udelay(DIV_ROUND_UP(iso + iso2sw, pd->ipg_rate_mhz)); in imx6_pm_domain_power_off()
81 if (pd->supply) in imx6_pm_domain_power_off()
[all …]
/openbmc/linux/arch/m68k/68000/
H A Ddragen2.c1 // SPDX-License-Identifier: GPL-2.0
26 PBDATA |= 0x20; /* disable CCFL light */ in dragen2_reset()
27 PKDATA |= 0x4; /* disable LCD controller */ in dragen2_reset()
69 PDPOL &= ~PD(1); /* active high signal */ in init_dragen2()
70 PDIQEG &= ~PD(1); in init_dragen2()
71 PDIRQEN |= PD(1); /* IRQ enabled */ in init_dragen2()
/openbmc/linux/block/
H A Dblk-cgroup.h1 /* SPDX-License-Identifier: GPL-2.0 */
17 #include <linux/blk-cgroup.h>
20 #include <linux/blk-mq.h>
27 /* percpu_counter batch for blkg_[rw]stats, per-cpu drift doesn't matter */
62 /* all non-root blkcg_gq's are guaranteed to have access to parent */
74 struct blkg_policy_data *pd[BLKCG_MAX_POLS]; member
127 * information per blkcg - q pair.
136 /* the blkg and policy id this per-policy data belongs to */
143 * Policies that need to keep per-blkcg data which is independent from any
147 * cpd_init() is invoked to let each policy handle per-blkcg data.
[all …]
/openbmc/qemu/hw/ide/
H A Dcmd646.c28 #include "hw/qdev-properties.h"
36 #include "ide-internal.h"
55 static void cmd646_update_irq(PCIDevice *pd);
57 static void cmd646_update_dma_interrupts(PCIDevice *pd) in cmd646_update_dma_interrupts() argument
60 if (pd->config[MRDMODE] & MRDMODE_INTR_CH0) { in cmd646_update_dma_interrupts()
61 pd->config[CFR] |= CFR_INTR_CH0; in cmd646_update_dma_interrupts()
63 pd->config[CFR] &= ~CFR_INTR_CH0; in cmd646_update_dma_interrupts()
66 if (pd->config[MRDMODE] & MRDMODE_INTR_CH1) { in cmd646_update_dma_interrupts()
67 pd->config[ARTTIM23] |= ARTTIM23_INTR_CH1; in cmd646_update_dma_interrupts()
69 pd->config[ARTTIM23] &= ~ARTTIM23_INTR_CH1; in cmd646_update_dma_interrupts()
[all …]
/openbmc/linux/drivers/video/fbdev/
H A Dsh7760fb.c1 // SPDX-License-Identifier: GPL-2.0
5 * (c) 2006-2008 MSC Vertriebsges.m.b.H.,
11 * Thanks to Siegfried Schaefer <s.schaefer at schaefer-edv.de>
19 #include <linux/dma-mapping.h>
34 struct sh7760fb_platdata *pd; /* display information */ member
56 /* wait_for_lps - wait until power supply has reached a certain state. */
60 while (--i && ((ioread16(par->base + LDPMMR) & 3) != val)) in wait_for_lps()
64 return -ETIMEDOUT; in wait_for_lps()
69 /* en/disable the LCDC */
72 struct sh7760fb_par *par = info->par; in sh7760fb_blank()
[all …]
/openbmc/linux/drivers/memory/
H A Demif.c1 // SPDX-License-Identifier: GPL-2.0-only
32 * struct emif_data - Per device static data for driver's use
37 * to this EMIF - read from MR4 register. If there
42 * @base: base address of memory-mapped IO registers.
46 * frequencies, to avoid re-calculating them on
79 u32 type = emif->plat_data->device_info->type; in do_emif_regdump_show()
80 u32 ip_rev = emif->plat_data->ip_rev; in do_emif_regdump_show()
83 regs->freq/1000000); in do_emif_regdump_show()
85 seq_printf(s, "ref_ctrl_shdw\t: 0x%08x\n", regs->ref_ctrl_shdw); in do_emif_regdump_show()
86 seq_printf(s, "sdram_tim1_shdw\t: 0x%08x\n", regs->sdram_tim1_shdw); in do_emif_regdump_show()
[all …]
/openbmc/linux/arch/arm/mach-omap2/
H A Dpowerdomain.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (C) 2007-2008, 2010 Texas Instruments, Inc.
6 * Copyright (C) 2007-2011 Nokia Corporation
10 * XXX This should be moved to the mach-omap2/ directory at the earliest
45 * PWRDM_HAS_HDWR_SAR - powerdomain has hardware save-and-restore support
47 * PWRDM_HAS_MPU_QUIRK - MPU pwr domain has MEM bank 0 bits in MEM
50 * PWRDM_HAS_LOWPOWERSTATECHANGE - can transition from a sleep state
58 * Number of memory banks that are power-controllable. On OMAP4430, the
77 * struct powerdomain - OMAP powerdomain
85 * @banks: Number of software-controllable memory banks in this powerdomain
[all …]
/openbmc/u-boot/tools/binman/test/
H A D071_gbb.dts1 // SPDX-License-Identifier: GPL-2.0+
2 /dts-v1/;
5 #address-cells = <1>;
6 #size-cells = <1>;
12 dev-screen-short-delay;
13 load-option-roms;
14 enable-alternate-os;
15 force-dev-switch-on;
16 force-dev-boot-usb;
17 disable-fw-rollback-check;
[all …]
/openbmc/u-boot/arch/x86/cpu/quark/
H A Dsmc.c1 // SPDX-License-Identifier: Intel
82 tck = t_ck[mrc_params->ddr_speed]; /* Clock in picoseconds */ in prog_ddr_timing_control()
83 tcl = mrc_params->params.cl; /* CAS latency in clocks */ in prog_ddr_timing_control()
86 tras = MCEIL(mrc_params->params.ras, tck); in prog_ddr_timing_control()
88 /* Per JEDEC: tWR=15000ps DDR2/3 from 800-1600 */ in prog_ddr_timing_control()
91 twtr = MCEIL(mrc_params->params.wtr, tck); in prog_ddr_timing_control()
92 trrd = MCEIL(mrc_params->params.rrd, tck); in prog_ddr_timing_control()
94 tfaw = MCEIL(mrc_params->params.faw, tck); in prog_ddr_timing_control()
96 wl = 5 + mrc_params->ddr_speed; in prog_ddr_timing_control()
99 dtr0 |= mrc_params->ddr_speed; in prog_ddr_timing_control()
[all …]
/openbmc/linux/drivers/net/dsa/sja1105/
H A Dsja1105_clocking.c1 // SPDX-License-Identifier: BSD-3-Clause
2 /* Copyright 2016-2018 NXP
3 * Copyright (c) 2018-2019, Vladimir Oltean <olteanv@gmail.com>
47 u64 pd; member
63 u64 pd; member
69 u64 pd; member
99 u64 pd; member
107 sja1105_packing(buf, &idiv->clksrc, 28, 24, size, op); in sja1105_cgu_idiv_packing()
108 sja1105_packing(buf, &idiv->autoblock, 11, 11, size, op); in sja1105_cgu_idiv_packing()
109 sja1105_packing(buf, &idiv->idiv, 5, 2, size, op); in sja1105_cgu_idiv_packing()
[all …]

12345678910>>...14