Home
last modified time | relevance | path

Searched full:mclk (Results 1 – 25 of 1145) sorted by relevance

12345678910>>...46

/openbmc/linux/drivers/clk/hisilicon/
H A Dclk-hi3620.c283 struct clk_mmc *mclk = to_mmc(hw); in mmc_clk_determine_rate() local
285 if ((req->rate <= 13000000) && (mclk->id == HI3620_MMC_CIUCLK1)) { in mmc_clk_determine_rate()
322 struct clk_mmc *mclk = to_mmc(hw); in mmc_clk_set_timing() local
359 val = readl_relaxed(mclk->clken_reg); in mmc_clk_set_timing()
360 val &= ~(1 << mclk->clken_bit); in mmc_clk_set_timing()
361 writel_relaxed(val, mclk->clken_reg); in mmc_clk_set_timing()
363 val = readl_relaxed(mclk->sam_reg); in mmc_clk_set_timing()
364 val = mmc_clk_delay(val, sam, mclk->sam_off, mclk->sam_bits); in mmc_clk_set_timing()
365 writel_relaxed(val, mclk->sam_reg); in mmc_clk_set_timing()
367 val = readl_relaxed(mclk->drv_reg); in mmc_clk_set_timing()
[all …]
/openbmc/linux/sound/soc/ti/
H A Ddavinci-evm.c25 struct clk *mclk; member
36 if (drvdata->mclk) in evm_startup()
37 return clk_prepare_enable(drvdata->mclk); in evm_startup()
49 clk_disable_unprepare(drvdata->mclk); in evm_shutdown()
181 struct clk *mclk; in davinci_evm_probe() local
209 mclk = devm_clk_get(&pdev->dev, "mclk"); in davinci_evm_probe()
210 if (PTR_ERR(mclk) == -EPROBE_DEFER) { in davinci_evm_probe()
212 } else if (IS_ERR(mclk)) { in davinci_evm_probe()
213 dev_dbg(&pdev->dev, "mclk not found.\n"); in davinci_evm_probe()
214 mclk = NULL; in davinci_evm_probe()
[all …]
/openbmc/linux/drivers/gpu/drm/radeon/
H A Drv730_dpm.c118 LPRV7XX_SMC_MCLK_VALUE mclk) in rv730_populate_mclk_value() argument
183 mclk->mclk730.vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl); in rv730_populate_mclk_value()
184 mclk->mclk730.vDLL_CNTL = cpu_to_be32(dll_cntl); in rv730_populate_mclk_value()
185 mclk->mclk730.mclk_value = cpu_to_be32(memory_clock); in rv730_populate_mclk_value()
186 mclk->mclk730.vMPLL_FUNC_CNTL = cpu_to_be32(mpll_func_cntl); in rv730_populate_mclk_value()
187 mclk->mclk730.vMPLL_FUNC_CNTL2 = cpu_to_be32(mpll_func_cntl_2); in rv730_populate_mclk_value()
188 mclk->mclk730.vMPLL_FUNC_CNTL3 = cpu_to_be32(mpll_func_cntl_3); in rv730_populate_mclk_value()
189 mclk->mclk730.vMPLL_SS = cpu_to_be32(mpll_ss); in rv730_populate_mclk_value()
190 mclk->mclk730.vMPLL_SS2 = cpu_to_be32(mpll_ss2); in rv730_populate_mclk_value()
294 table->ACPIState.levels[0].mclk.mclk730.vMPLL_FUNC_CNTL = cpu_to_be32(mpll_func_cntl); in rv730_populate_smc_acpi_state()
[all …]
H A Drv740_dpm.c114 DRM_DEBUG_KMS("Target MCLK greater than largest MCLK in DLL speed table\n"); in rv740_get_dll_speed()
187 RV7XX_SMC_MCLK_VALUE *mclk) in rv740_populate_mclk_value() argument
274 mclk->mclk770.mclk_value = cpu_to_be32(memory_clock); in rv740_populate_mclk_value()
275 mclk->mclk770.vMPLL_AD_FUNC_CNTL = cpu_to_be32(mpll_ad_func_cntl); in rv740_populate_mclk_value()
276 mclk->mclk770.vMPLL_AD_FUNC_CNTL_2 = cpu_to_be32(mpll_ad_func_cntl_2); in rv740_populate_mclk_value()
277 mclk->mclk770.vMPLL_DQ_FUNC_CNTL = cpu_to_be32(mpll_dq_func_cntl); in rv740_populate_mclk_value()
278 mclk->mclk770.vMPLL_DQ_FUNC_CNTL_2 = cpu_to_be32(mpll_dq_func_cntl_2); in rv740_populate_mclk_value()
279 mclk->mclk770.vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl); in rv740_populate_mclk_value()
280 mclk->mclk770.vDLL_CNTL = cpu_to_be32(dll_cntl); in rv740_populate_mclk_value()
281 mclk->mclk770.vMPLL_SS = cpu_to_be32(mpll_ss1); in rv740_populate_mclk_value()
[all …]
H A Drv770_dpm.c389 RV7XX_SMC_MCLK_VALUE *mclk) in rv770_populate_mclk_value() argument
474 mclk->mclk770.mclk_value = cpu_to_be32(memory_clock); in rv770_populate_mclk_value()
475 mclk->mclk770.vMPLL_AD_FUNC_CNTL = cpu_to_be32(mpll_ad_func_cntl); in rv770_populate_mclk_value()
476 mclk->mclk770.vMPLL_AD_FUNC_CNTL_2 = cpu_to_be32(mpll_ad_func_cntl_2); in rv770_populate_mclk_value()
477 mclk->mclk770.vMPLL_DQ_FUNC_CNTL = cpu_to_be32(mpll_dq_func_cntl); in rv770_populate_mclk_value()
478 mclk->mclk770.vMPLL_DQ_FUNC_CNTL_2 = cpu_to_be32(mpll_dq_func_cntl_2); in rv770_populate_mclk_value()
479 mclk->mclk770.vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl); in rv770_populate_mclk_value()
480 mclk->mclk770.vDLL_CNTL = cpu_to_be32(dll_cntl); in rv770_populate_mclk_value()
593 int rv770_populate_mvdd_value(struct radeon_device *rdev, u32 mclk, in rv770_populate_mvdd_value() argument
604 if (mclk <= pi->mvdd_split_frequency) { in rv770_populate_mvdd_value()
[all …]
H A Dcypress_dpm.c422 u8 cypress_get_strobe_mode_settings(struct radeon_device *rdev, u32 mclk) in cypress_get_strobe_mode_settings() argument
429 if (mclk <= pi->mclk_strobe_mode_threshold) in cypress_get_strobe_mode_settings()
431 result = cypress_get_mclk_frequency_ratio(rdev, mclk, strobe_mode); in cypress_get_strobe_mode_settings()
474 RV7XX_SMC_MCLK_VALUE *mclk, in cypress_populate_mclk_value() argument
600 mclk->mclk770.mclk_value = cpu_to_be32(memory_clock); in cypress_populate_mclk_value()
601 mclk->mclk770.vMPLL_AD_FUNC_CNTL = cpu_to_be32(mpll_ad_func_cntl); in cypress_populate_mclk_value()
602 mclk->mclk770.vMPLL_AD_FUNC_CNTL_2 = cpu_to_be32(mpll_ad_func_cntl_2); in cypress_populate_mclk_value()
603 mclk->mclk770.vMPLL_DQ_FUNC_CNTL = cpu_to_be32(mpll_dq_func_cntl); in cypress_populate_mclk_value()
604 mclk->mclk770.vMPLL_DQ_FUNC_CNTL_2 = cpu_to_be32(mpll_dq_func_cntl_2); in cypress_populate_mclk_value()
605 mclk->mclk770.vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl); in cypress_populate_mclk_value()
[all …]
H A Dbtc_dpm.c1242 u32 *sclk, u32 *mclk) in btc_skip_blacklist_clocks() argument
1246 if ((sclk == NULL) || (mclk == NULL)) in btc_skip_blacklist_clocks()
1253 (btc_blacklist_clocks[i].mclk == *mclk)) in btc_skip_blacklist_clocks()
1262 btc_skip_blacklist_clocks(rdev, max_sclk, max_mclk, sclk, mclk); in btc_skip_blacklist_clocks()
1272 if ((pl->mclk == 0) || (pl->sclk == 0)) in btc_adjust_clock_combinations()
1275 if (pl->mclk == pl->sclk) in btc_adjust_clock_combinations()
1278 if (pl->mclk > pl->sclk) { in btc_adjust_clock_combinations()
1279 if (((pl->mclk + (pl->sclk - 1)) / pl->sclk) > rdev->pm.dpm.dyn_state.mclk_sclk_ratio) in btc_adjust_clock_combinations()
1282 (pl->mclk + in btc_adjust_clock_combinations()
1286 if ((pl->sclk - pl->mclk) > rdev->pm.dpm.dyn_state.sclk_mclk_delta) in btc_adjust_clock_combinations()
[all …]
/openbmc/linux/sound/soc/mxs/
H A Dmxs-sgtl5000.c26 u32 mclk; in mxs_sgtl5000_hw_params() local
32 mclk = 256 * rate; in mxs_sgtl5000_hw_params()
35 mclk = 512 * rate; in mxs_sgtl5000_hw_params()
39 /* Set SGTL5000's SYSCLK (provided by SAIF MCLK) */ in mxs_sgtl5000_hw_params()
40 ret = snd_soc_dai_set_sysclk(codec_dai, SGTL5000_SYSCLK, mclk, 0); in mxs_sgtl5000_hw_params()
43 mclk / 1000000, mclk / 1000 % 1000); in mxs_sgtl5000_hw_params()
47 /* The SAIF MCLK should be the same as SGTL5000_SYSCLK */ in mxs_sgtl5000_hw_params()
48 ret = snd_soc_dai_set_sysclk(cpu_dai, MXS_SAIF_MCLK, mclk, 0); in mxs_sgtl5000_hw_params()
51 mclk / 1000000, mclk / 1000 % 1000); in mxs_sgtl5000_hw_params()
142 * The Sgtl5000 sysclk is derived from saif0 mclk and it's range in mxs_sgtl5000_probe()
[all …]
H A Dmxs-saif.c55 saif->mclk = freq; in mxs_saif_set_dai_sysclk()
75 * Set SAIF clock and MCLK
78 unsigned int mclk, in mxs_saif_set_clk() argument
85 dev_dbg(saif->dev, "mclk %d rate %d\n", mclk, rate); in mxs_saif_set_clk()
110 * If MCLK is used, the SAIF clk ratio needs to match mclk ratio. in mxs_saif_set_clk()
114 * If MCLK is not used, we just set saif clk to 512*fs. in mxs_saif_set_clk()
121 switch (mclk / rate) { in mxs_saif_set_clk()
138 /* SAIF MCLK should be a sub-rate of 512x or 384x */ in mxs_saif_set_clk()
160 * Program the over-sample rate for MCLK output in mxs_saif_set_clk()
162 * The available MCLK range is 32x, 48x... 512x. The rate in mxs_saif_set_clk()
[all …]
/openbmc/linux/sound/soc/qcom/qdsp6/
H A Dq6prm.h67 /* Clock ID for MCLK for WSA2 core */
69 /* Clock ID for NPL MCLK for WSA2 core */
71 /* Clock ID for RX Core TX MCLK */
73 /* Clock ID for RX CORE TX 2X MCLK */
75 /* Clock ID for WSA core TX MCLK */
77 /* Clock ID for WSA core TX 2X MCLK */
79 /* Clock ID for WSA2 core TX MCLK */
81 /* Clock ID for WSA2 core TX 2X MCLK */
83 /* Clock ID for RX CORE MCLK2 2X MCLK */
/openbmc/linux/sound/soc/rockchip/
H A Drk3399_gru_sound.c72 unsigned int mclk; in rockchip_sound_max98357a_hw_params() local
75 mclk = params_rate(params) * SOUND_FS; in rockchip_sound_max98357a_hw_params()
77 ret = snd_soc_dai_set_sysclk(asoc_rtd_to_cpu(rtd, 0), 0, mclk, 0); in rockchip_sound_max98357a_hw_params()
80 __func__, mclk, ret); in rockchip_sound_max98357a_hw_params()
93 unsigned int mclk; in rockchip_sound_rt5514_hw_params() local
96 mclk = params_rate(params) * SOUND_FS; in rockchip_sound_rt5514_hw_params()
98 ret = snd_soc_dai_set_sysclk(cpu_dai, 0, mclk, in rockchip_sound_rt5514_hw_params()
106 mclk, SND_SOC_CLOCK_IN); in rockchip_sound_rt5514_hw_params()
125 int mclk, ret; in rockchip_sound_da7219_hw_params() local
127 /* in bypass mode, the mclk has to be one of the frequencies below */ in rockchip_sound_da7219_hw_params()
[all …]
H A Drockchip_spdif.c36 struct clk *mclk; member
72 clk_disable_unprepare(spdif->mclk); in rk_spdif_runtime_suspend()
83 ret = clk_prepare_enable(spdif->mclk); in rk_spdif_runtime_resume()
85 dev_err(spdif->dev, "mclk clock enable failed %d\n", ret); in rk_spdif_runtime_resume()
91 clk_disable_unprepare(spdif->mclk); in rk_spdif_runtime_resume()
101 clk_disable_unprepare(spdif->mclk); in rk_spdif_runtime_resume()
114 int srate, mclk; in rk_spdif_hw_params() local
118 mclk = srate * 128; in rk_spdif_hw_params()
135 ret = clk_set_rate(spdif->mclk, mclk); in rk_spdif_hw_params()
318 spdif->mclk = devm_clk_get(&pdev->dev, "mclk"); in rk_spdif_probe()
[all …]
/openbmc/linux/include/dt-bindings/sound/
H A Dqcom,q6dsp-lpass-ports.h204 /* Clock ID for MCLK for WSA2 core */
206 /* Clock ID for NPL MCLK for WSA2 core */
208 /* Clock ID for RX Core TX MCLK */
210 /* Clock ID for RX CORE TX 2X MCLK */
212 /* Clock ID for WSA core TX MCLK */
214 /* Clock ID for WSA core TX 2X MCLK */
216 /* Clock ID for WSA2 core TX MCLK */
218 /* Clock ID for WSA2 core TX 2X MCLK */
220 /* Clock ID for RX CORE MCLK2 2X MCLK */
/openbmc/linux/sound/soc/meson/
H A Daxg-tdm-interface.c107 if (!iface->mclk) { in axg_tdm_iface_set_sysclk()
110 ret = clk_set_rate(iface->mclk, freq); in axg_tdm_iface_set_sysclk()
125 if (!iface->mclk) { in axg_tdm_iface_set_fmt()
126 dev_err(dai->dev, "cpu clock master: mclk missing\n"); in axg_tdm_iface_set_fmt()
278 /* If no specific mclk is requested, default to bit clock * 2 */ in axg_tdm_iface_set_sclk()
279 clk_set_rate(iface->mclk, 2 * srate); in axg_tdm_iface_set_sclk()
281 /* Check if we can actually get the bit clock from mclk */ in axg_tdm_iface_set_sclk()
284 "can't derive sclk %lu from mclk %lu\n", in axg_tdm_iface_set_sclk()
469 ret = clk_prepare_enable(iface->mclk); in axg_tdm_iface_set_bias_level()
474 clk_disable_unprepare(iface->mclk); in axg_tdm_iface_set_bias_level()
[all …]
/openbmc/linux/sound/soc/intel/skylake/
H A Dskl-nhlt.c170 /* MCLK Divider Source Select */ in skl_get_ssp_clks()
173 clk_src = get_clk_src(i2s_config->mclk, in skl_get_ssp_clks()
176 clk_src = get_clk_src(i2s_config_ext->mclk, in skl_get_ssp_clks()
204 static void skl_get_mclk(struct skl_dev *skl, struct skl_ssp_clk *mclk, in skl_get_mclk() argument
217 /* MCLK Divider Source Select and divider */ in skl_get_mclk()
220 clk_src = get_clk_src(i2s_config->mclk, in skl_get_mclk()
222 clkdiv = i2s_config->mclk.mdivr & in skl_get_mclk()
225 clk_src = get_clk_src(i2s_config_ext->mclk, in skl_get_mclk()
227 clkdiv = i2s_config_ext->mclk.mdivr[0] & in skl_get_mclk()
238 /* Calculate MCLK rate from source using div value */ in skl_get_mclk()
[all …]
H A Dskl-i2s.h26 #define get_clk_src(mclk, mask) \ argument
27 ((mclk.mdivctrl & mask) >> SKL_SHIFT(mask))
71 * @mclk: MCLK clock source and divider values
77 struct skl_i2s_config_mclk mclk; member
85 struct skl_i2s_config_mclk_ext mclk; member
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dmt8173-rt5650.txt16 - mediatek,mclk: the MCLK source
17 0 : external oscillator, MCLK = 12.288M
18 1 : internal source from mt8173, MCLK = sampling rate*256
26 mediatek,mclk = <0>;
H A Dqcom,lpass-rx-macro.yaml66 - const: mclk
72 - const: mclk
90 - const: mclk
108 - const: mclk
128 clock-names = "mclk", "npl", "macro", "dcodec", "fsgen";
129 clock-output-names = "mclk";
H A Dqcom,lpass-tx-macro.yaml70 - const: mclk
76 - const: mclk
94 - const: mclk
112 - const: mclk
132 clock-names = "mclk", "npl", "macro", "dcodec", "fsgen";
133 clock-output-names = "mclk";
/openbmc/linux/sound/soc/intel/boards/
H A Dcht_bsw_rt5672.c27 /* The platform clock #3 outputs 19.2Mhz clock to codec as I2S MCLK */
34 struct clk *mclk; member
66 if (ctx->mclk) { in platform_clock_control()
67 ret = clk_prepare_enable(ctx->mclk); in platform_clock_control()
70 "could not configure MCLK state"); in platform_clock_control()
75 /* set codec PLL source to the 19.2MHz platform clock (MCLK) */ in platform_clock_control()
92 * PLL will be off when idle and MCLK will also be off by ACPI in platform_clock_control()
99 if (ctx->mclk) in platform_clock_control()
100 clk_disable_unprepare(ctx->mclk); in platform_clock_control()
162 /* set codec PLL source to the 19.2MHz platform clock (MCLK) */ in cht_aif1_hw_params()
[all …]
H A Dkbl_rt5663_rt5514_max98927.c56 struct clk *mclk; member
88 * MCLK/SCLK need to be ON early for a successful synchronization of in platform_clock_control()
94 /* Enable MCLK */ in platform_clock_control()
95 ret = clk_set_rate(priv->mclk, 24000000); in platform_clock_control()
97 dev_err(card->dev, "Can't set rate for mclk, err: %d\n", in platform_clock_control()
102 ret = clk_prepare_enable(priv->mclk); in platform_clock_control()
104 dev_err(card->dev, "Can't enable mclk, err: %d\n", ret); in platform_clock_control()
113 clk_disable_unprepare(priv->mclk); in platform_clock_control()
120 clk_disable_unprepare(priv->mclk); in platform_clock_control()
124 clk_disable_unprepare(priv->mclk); in platform_clock_control()
[all …]
/openbmc/linux/drivers/clk/
H A Dclk-lochnagar.c50 LN_PARENT("ln-spdif-mclk"),
51 LN_PARENT("ln-psia1-mclk"),
52 LN_PARENT("ln-psia2-mclk"),
67 LN_PARENT("ln-spdif-mclk"),
77 LN_PARENT("ln-psia1-mclk"),
78 LN_PARENT("ln-psia2-mclk"),
80 LN_PARENT("ln-adat-mclk"),
115 LN2_CLK(PSIA1_MCLK, "ln-psia1-mclk"),
116 LN2_CLK(PSIA2_MCLK, "ln-psia2-mclk"),
117 LN2_CLK(SPDIF_MCLK, "ln-spdif-mclk"),
[all …]
/openbmc/linux/sound/soc/stm/
H A Dstm32_i2s.c214 * @i2smclk: master clock from I2S mclk provider
338 struct stm32_i2smclk_data *mclk = to_mclk_data(hw); in stm32_i2smclk_round_rate() local
339 struct stm32_i2s_data *i2s = mclk->i2s_data; in stm32_i2smclk_round_rate()
346 mclk->freq = *prate / i2s->divider; in stm32_i2smclk_round_rate()
348 return mclk->freq; in stm32_i2smclk_round_rate()
354 struct stm32_i2smclk_data *mclk = to_mclk_data(hw); in stm32_i2smclk_recalc_rate() local
356 return mclk->freq; in stm32_i2smclk_recalc_rate()
362 struct stm32_i2smclk_data *mclk = to_mclk_data(hw); in stm32_i2smclk_set_rate() local
363 struct stm32_i2s_data *i2s = mclk->i2s_data; in stm32_i2smclk_set_rate()
374 mclk->freq = rate; in stm32_i2smclk_set_rate()
[all …]
/openbmc/linux/sound/soc/codecs/
H A Dlochnagar-sc.c20 struct clk *mclk; member
95 ret = clk_prepare_enable(priv->mclk); in lochnagar_sc_line_startup()
97 dev_err(dai->dev, "Failed to enable MCLK: %d\n", ret); in lochnagar_sc_line_startup()
116 clk_disable_unprepare(priv->mclk); in lochnagar_sc_line_shutdown()
232 priv->mclk = devm_clk_get(&pdev->dev, "mclk"); in lochnagar_sc_probe()
233 if (IS_ERR(priv->mclk)) { in lochnagar_sc_probe()
234 ret = PTR_ERR(priv->mclk); in lochnagar_sc_probe()
235 dev_err(&pdev->dev, "Failed to get MCLK: %d\n", ret); in lochnagar_sc_probe()
H A Dcs4234.c36 struct clk *mclk; member
371 dev_err(component->dev, "Unsupported mclk/lrclk rate\n"); in cs4234_dai_hw_params()
427 /* Scale MCLK rate by 64 to avoid overflow in the ratnum calculation */
448 int mclk = cs4234->mclk_rate; in cs4234_dai_rule_rate() local
451 .min = mclk / clamp(mclk / 30000, 256, 512), in cs4234_dai_rule_rate()
452 .max = mclk / clamp(mclk / 50000, 256, 512), in cs4234_dai_rule_rate()
455 .min = mclk / clamp(mclk / 60000, 128, 256), in cs4234_dai_rule_rate()
456 .max = mclk / clamp(mclk / 100000, 128, 256), in cs4234_dai_rule_rate()
515 * MCLK/rate may be a valid ratio but out-of-spec (e.g. 24576000/64000) in cs4234_dai_startup()
516 * so this rule limits the range of sample rate for given MCLK. in cs4234_dai_startup()
[all …]

12345678910>>...46