Home
last modified time | relevance | path

Searched +full:intc +full:- +full:nr +full:- +full:irqs (Results 1 – 23 of 23) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dmrvl,intc.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/mrvl,intc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Lunn <andrew@lunn.ch>
11 - Gregory Clement <gregory.clement@bootlin.com>
14 - if:
19 const: marvell,orion-intc
22 - mrvl,intc-nr-irqs
23 - if:
[all …]
/openbmc/qemu/hw/intc/
H A Dxics_spapr.c44 if (spapr_ovec_test(spapr->ov5_cas, OV5_XIVE_EXPLOIT) || in check_emulated_xics()
68 icp_set_cppr(spapr_cpu_state(cpu)->icp, cppr); in h_cppr()
91 uint32_t xirr = icp_accept(spapr_cpu_state(cpu)->icp); in h_xirr()
102 uint32_t xirr = icp_accept(spapr_cpu_state(cpu)->icp); in h_xirr_x()
118 icp_eoi(spapr_cpu_state(cpu)->icp, xirr); in h_eoi()
156 ICSState *ics = spapr->ics; in rtas_set_xive()
157 uint32_t nr, srcno, server, priority; in rtas_set_xive() local
170 nr = rtas_ld(args, 0); in rtas_set_xive()
174 if (!ics_valid_irq(ics, nr) || !xics_icp_get(XICS_FABRIC(spapr), server) in rtas_set_xive()
180 srcno = nr - ics->offset; in rtas_set_xive()
[all …]
H A Dxics.c33 #include "hw/qdev-properties.h"
34 #include "qemu/error-report.h"
38 #include "hw/intc/intc.h"
55 cpu_index = icp->cs ? icp->cs->cpu_index : -1; in icp_pic_print_info()
57 if (!icp->output) { in icp_pic_print_info()
66 cpu_index, icp->xirr, icp->xirr_owner, in icp_pic_print_info()
67 icp->pending_priority, icp->mfrr); in icp_pic_print_info()
75 ics->offset, ics->offset + ics->nr_irqs - 1, ics); in ics_pic_print_info()
77 if (!ics->irqs) { in ics_pic_print_info()
85 for (i = 0; i < ics->nr_irqs; i++) { in ics_pic_print_info()
[all …]
H A Dspapr_xive.c4 * Copyright (c) 2017-2018, IBM Corporation.
7 * COPYING file in the top-level directory.
14 #include "qemu/error-report.h"
25 #include "hw/qdev-properties.h"
52 return nvt_idx - SPAPR_XIVE_NVT_BASE; in spapr_xive_nvt_to_target()
65 *out_nvt_idx = SPAPR_XIVE_NVT_BASE + cpu->vcpu_id; in spapr_xive_cpu_to_nvt()
75 return -1; in spapr_xive_target_to_nvt()
112 *out_end_idx = (cpu->vcpu_id << 3) + prio; in spapr_xive_cpu_to_end()
122 return -1; in spapr_xive_target_to_end()
137 uint32_t qindex = xive_get_field32(END_W1_PAGE_OFF, end->w1); in spapr_xive_end_pic_print_info()
[all …]
H A Dpnv_xive.c4 * Copyright (c) 2017-2019, IBM Corporation.
7 * COPYING file in the top-level directory.
25 #include "hw/qdev-properties.h"
55 * 0 - IPI,
56 * 1 - HWD,
57 * 2 - First escalate,
58 * 3 - Second escalate,
59 * 4 - Redistribution,
60 * 5 - IPI cascaded queue ?
66 qemu_log_mask(LOG_GUEST_ERROR, "XIVE[%x] - " fmt "\n", \
[all …]
H A Dpnv_xive2.c4 * Copyright (c) 2019-2022, IBM Corporation.
7 * COPYING file in the top-level directory.
26 #include "hw/qdev-properties.h"
72 * fifos of the VC sub-engine in case of overflow.
74 * 0 - IPI,
75 * 1 - HWD,
76 * 2 - NxC,
77 * 3 - INT,
78 * 4 - OS-Queue,
79 * 5 - Pool-Queue,
[all …]
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Dmmp3.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
6 #include <dt-bindings/clock/marvell,mmp2.h>
7 #include <dt-bindings/power/marvell,mmp2.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #address-cells = <1>;
12 #size-cells = <1>;
15 #address-cells = <1>;
16 #size-cells = <0>;
17 enable-method = "marvell,mmp3-smp";
22 next-level-cache = <&l2>;
[all …]
H A Dmmp2.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <dt-bindings/clock/marvell,mmp2.h>
8 #include <dt-bindings/power/marvell,mmp2.h>
9 #include <dt-bindings/clock/marvell,mmp2-audio.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
25 #address-cells = <1>;
26 #size-cells = <1>;
27 compatible = "simple-bus";
28 interrupt-parent = <&intc>;
[all …]
H A Dpxa910.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <dt-bindings/clock/marvell,pxa910.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
22 #address-cells = <1>;
23 #size-cells = <1>;
24 compatible = "simple-bus";
25 interrupt-parent = <&intc>;
28 L2: l2-cache {
29 compatible = "marvell,tauros2-cache";
[all …]
H A Dpxa168.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <dt-bindings/clock/marvell,pxa168.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
22 #address-cells = <1>;
23 #size-cells = <1>;
24 compatible = "simple-bus";
25 interrupt-parent = <&intc>;
29 compatible = "mrvl,axi-bus", "simple-bus";
30 #address-cells = <1>;
[all …]
/openbmc/linux/drivers/irqchip/
H A Dirq-mmp.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * linux/arch/arm/mach-mmp/irq.c
6 * Copyright (C) 2008 - 2012 Marvell Technology Group Ltd.
69 struct irq_domain *domain = d->domain; in icu_mask_ack_irq()
70 struct icu_chip_data *data = (struct icu_chip_data *)domain->host_data; in icu_mask_ack_irq()
74 hwirq = d->irq - data->virq_base; in icu_mask_ack_irq()
77 r &= ~data->conf_mask; in icu_mask_ack_irq()
78 r |= data->conf_disable; in icu_mask_ack_irq()
82 if ((data->virq_base == data->clr_mfp_irq_base) in icu_mask_ack_irq()
83 && (hwirq == data->clr_mfp_hwirq)) in icu_mask_ack_irq()
[all …]
/openbmc/u-boot/arch/microblaze/cpu/
H A Dinterrupts.c1 // SPDX-License-Identifier: GPL-2.0+
7 * Yasushi SHOJI <yashi@atmark-techno.com>
38 microblaze_intc_t *intc; variable
52 mask = intc->ier; in enable_one_interrupt()
53 intc->ier = (mask | offset); in enable_one_interrupt()
55 debug("Enable one interrupt irq %x - mask %x,ier %x\n", offset, mask, in enable_one_interrupt()
56 intc->ier); in enable_one_interrupt()
57 debug("INTC isr %x, ier %x, iar %x, mer %x\n", intc->isr, intc->ier, in enable_one_interrupt()
58 intc->iar, intc->mer); in enable_one_interrupt()
67 mask = intc->ier; in disable_one_interrupt()
[all …]
/openbmc/linux/arch/arm/mach-pxa/
H A Dirq.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * linux/arch/arm/mach-pxa/irq.c
24 #include "irqs.h"
27 #include "pxa-regs.h"
37 ((i) < 64) ? (0x0b0 + (((i) - 32) << 2)) : \
38 (0x144 + (((i) - 64) << 2)))
46 * This is for peripheral IRQs internal to the PXA chip.
104 handle_IRQ(PXA_IRQ(fls(mask) - 1), regs); in icip_handle_irq()
160 __raw_writel(0, base + ICMR); /* disable all IRQs */ in pxa_init_irq_common()
161 __raw_writel(0, base + ICLR); /* all IRQs are IRQ, not FIQ */ in pxa_init_irq_common()
[all …]
/openbmc/qemu/hw/ppc/
H A Dspapr_irq.c7 * COPYING file in the top-level directory.
12 #include "qemu/error-report.h"
20 #include "hw/qdev-properties.h"
21 #include "cpu-models.h"
36 if (SPAPR_MACHINE_GET_CLASS(spapr)->legacy_irq_allocation) { in spapr_irq_msi_init()
41 spapr->irq_map_nr = spapr_irq_nr_msis(spapr); in spapr_irq_msi_init()
42 spapr->irq_map = bitmap_new(spapr->irq_map_nr); in spapr_irq_msi_init()
56 align -= 1; in spapr_irq_msi_alloc()
58 irq = bitmap_find_next_zero_area(spapr->irq_map, spapr->irq_map_nr, 0, num, in spapr_irq_msi_alloc()
60 if (irq == spapr->irq_map_nr) { in spapr_irq_msi_alloc()
[all …]
/openbmc/linux/arch/arm/boot/dts/intel/pxa/
H A Dpxa25x.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
6 #include "dt-bindings/clock/pxa-clock.h"
17 #address-cells = <1>;
18 #size-cells = <1>;
22 compatible = "marvell,pxa250-core-clocks";
23 #clock-cells = <1>;
29 compatible = "fixed-clock";
30 #clock-cells = <0>;
31 clock-frequency = <3686400>;
32 clock-output-names = "ostimer";
[all …]
H A Dpxa2xx.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * pxa2xx.dtsi - Device Tree Include file for Marvell PXA2xx family SoC
8 #include "dt-bindings/clock/pxa-clock.h"
12 mux- ## func { \
17 mux- ## func { \
20 low-power-disable; \
23 mux- ## func { \
26 low-power-enable; \
30 #address-cells = <1>;
31 #size-cells = <1>;
[all …]
H A Dpxa27x.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 #include "dt-bindings/clock/pxa-clock.h"
11 pdma: dma-controller@40000000 {
12 compatible = "marvell,pdma-1.0";
15 #dma-cells = <2>;
17 #dma-channels = <32>;
18 dma-channels = <32>;
19 #dma-requests = <75>;
20 dma-requests = <75>;
24 pxairq: interrupt-controller@40d00000 {
[all …]
H A Dpxa3xx.dtsi1 // SPDX-License-Identifier: GPL-2.0
7 (gpio <= 26) ? (0x027c + 4 * (gpio - 3)) : \
8 (gpio <= 98) ? (0x0400 + 4 * (gpio - 27)) : \
9 (gpio <= 127) ? (0x0600 + 4 * (gpio - 99)) : \
18 (gpio <= 26) ? (0x027c + 4 * (gpio - 3)) : \
19 (gpio <= 29) ? (0x0400 + 4 * (gpio - 27)) : \
20 (gpio <= 98) ? (0x0418 + 4 * (gpio - 30)) : \
21 (gpio <= 127) ? (0x0600 + 4 * (gpio - 99)) : \
23 (gpio <= 268) ? (0x052c + 4 * (gpio - 263)) : \
33 (gpio <= 9) ? (0x028c + 4 * (gpio - 5)) : \
[all …]
/openbmc/linux/drivers/of/
H A Dirq.c1 // SPDX-License-Identifier: GPL-2.0+
6 * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
8 * Copyright (C) 1996-2001 Cort Dougan
31 * irq_of_parse_and_map - Parse and map an interrupt into linux virq space
50 * of_irq_find_parent - Given a device node, find its interrupt parent node
65 if (of_property_read_u32(child, "interrupt-parent", &parent)) { in of_irq_find_parent()
75 } while (p && of_get_property(p, "#interrupt-cells", NULL) == NULL); in of_irq_find_parent()
82 * These interrupt controllers abuse interrupt-ma
244 bool intc = of_property_read_bool(ipar, "interrupt-controller"); of_irq_parse_raw() local
505 int nr = 0; of_irq_count() local
[all...]
/openbmc/qemu/target/s390x/tcg/
H A Dmisc_helper.c25 #include "s390x-internal.h"
26 #include "qemu/host-utils.h"
27 #include "exec/helper-proto.h"
29 #include "exec/exec-all.h"
33 #include "s390-tod.h"
39 #include "hw/s390x/s390-virtio-hcall.h"
43 #include "hw/s390x/s390-pci-inst.h"
61 cs->exception_index = excp; in HELPER()
74 return UINT64_MAX - (uint64_t)cpu_get_host_ticks(); in HELPER()
76 return time2tod(env->cputm - qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL)); in HELPER()
[all …]
/openbmc/linux/arch/x86/pci/
H A Dirq.c1 // SPDX-License-Identifier: GPL-2.0
3 * Low-Level PCI Support for PC -- Routing of Interrupts
5 * (c) 1999--2000 Martin Mares <mj@ucw.cz>
22 #include <asm/pc-conf-reg.h>
81 if (rt->signature != PIRQ_SIGNATURE || in pirq_check_routing_table()
82 rt->version != PIRQ_VERSION || in pirq_check_routing_table()
83 rt->size % 16 || in pirq_check_routing_table()
84 rt->size < sizeof(struct irq_routing_table) || in pirq_check_routing_table()
85 (limit && rt->size > limit - addr)) in pirq_check_routing_table()
88 for (i = 0; i < rt->size; i++) in pirq_check_routing_table()
[all …]
/openbmc/linux/arch/powerpc/kvm/
H A Dbook3s_hv.c1 // SPDX-License-Identifier: GPL-2.0-only
9 * Kevin Wolf <mail@kevin-wolf.de>
32 #include <linux/page-flags.h>
50 #include <asm/ppc-opcode.h>
51 #include <asm/asm-prototypes.h>
73 #include <asm/pnv-pci.h>
108 MODULE_PARM_DESC(dynamic_mt_modes, "Set of allowed dynamic micro-threading modes: 0 (= none), 2, 4,…
170 vcpu = READ_ONCE(vc->runnable_threads[i]); in next_runnable_thread()
181 for (i = -1; (vcpu = next_runnable_thread(vc, &i)); )
215 if (paca_ptrs[cpu]->kvm_hstate.xics_phys) { in kvmppc_ipi_thread()
[all …]
/openbmc/linux/
H A Dopengrok0.0.log1 2024-12-28 20:09:05.996-0600 FINEST t1171 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/linux/drivers/staging/media/av7110/video-continue.rst.gz'
2 2024-12-28 20:09:05.942-0600 FINEST t1149 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/u-boot/arch/sh/config.mk.gz'
3 2024-12-2
[all...]