Home
last modified time | relevance | path

Searched full:ahb_clk (Results 1 – 25 of 51) sorted by relevance

123

/openbmc/linux/arch/arc/boot/dts/
H A Dabilis_tb10x.dtsi59 ahb_clk: clkdiv_ahb { label
63 clock-output-names = "ahb_clk";
102 clocks = <&ahb_clk>;
118 clocks = <&ahb_clk>;
130 clocks = <&ahb_clk>;
139 clocks = <&ahb_clk>;
148 clocks = <&ahb_clk>;
157 clocks = <&ahb_clk>;
166 clocks = <&ahb_clk>;
178 clocks = <&ahb_clk>;
[all …]
/openbmc/linux/drivers/hwspinlock/
H A Dsun6i_hwspinlock.c32 struct clk *ahb_clk; member
87 clk_disable_unprepare(priv->ahb_clk); in sun6i_hwspinlock_disable()
107 priv->ahb_clk = devm_clk_get(&pdev->dev, "ahb"); in sun6i_hwspinlock_probe()
108 if (IS_ERR(priv->ahb_clk)) { in sun6i_hwspinlock_probe()
109 err = PTR_ERR(priv->ahb_clk); in sun6i_hwspinlock_probe()
125 err = clk_prepare_enable(priv->ahb_clk); in sun6i_hwspinlock_probe()
186 clk_disable_unprepare(priv->ahb_clk); in sun6i_hwspinlock_probe()
/openbmc/linux/drivers/clk/spear/
H A Dspear6xx_clock.c103 static const char *ddr_parents[] = { "ahb_clk", "ahbmult2_clk", "none",
155 clk = clk_register_divider(NULL, "ahb_clk", "pll1_clk", in spear6xx_clk_init()
158 clk_register_clkdev(clk, "ahb_clk", NULL); in spear6xx_clk_init()
273 clk = clk_register_fixed_factor(NULL, "ahbmult2_clk", "ahb_clk", 0, 2, in spear6xx_clk_init()
282 clk = clk_register_divider(NULL, "apb_clk", "ahb_clk", in spear6xx_clk_init()
287 clk = clk_register_gate(NULL, "dma_clk", "ahb_clk", 0, PERIP1_CLK_ENB, in spear6xx_clk_init()
291 clk = clk_register_gate(NULL, "fsmc_clk", "ahb_clk", 0, PERIP1_CLK_ENB, in spear6xx_clk_init()
295 clk = clk_register_gate(NULL, "gmac_clk", "ahb_clk", 0, PERIP1_CLK_ENB, in spear6xx_clk_init()
299 clk = clk_register_gate(NULL, "i2c_clk", "ahb_clk", 0, PERIP1_CLK_ENB, in spear6xx_clk_init()
303 clk = clk_register_gate(NULL, "jpeg_clk", "ahb_clk", 0, PERIP1_CLK_ENB, in spear6xx_clk_init()
[all …]
H A Dspear1340_clock.c577 clk = clk_register_mux(NULL, "ahb_clk", ahb_parents, in spear1340_clk_init()
581 clk_register_clkdev(clk, "ahb_clk", NULL); in spear1340_clk_init()
583 clk = clk_register_fixed_factor(NULL, "apb_clk", "ahb_clk", 0, 1, in spear1340_clk_init()
783 clk = clk_register_gate(NULL, "i2c0_clk", "ahb_clk", 0, in spear1340_clk_init()
788 clk = clk_register_gate(NULL, "i2c1_clk", "ahb_clk", 0, in spear1340_clk_init()
793 clk = clk_register_gate(NULL, "dma_clk", "ahb_clk", 0, in spear1340_clk_init()
799 clk = clk_register_gate(NULL, "gmac_clk", "ahb_clk", 0, in spear1340_clk_init()
804 clk = clk_register_gate(NULL, "fsmc_clk", "ahb_clk", 0, in spear1340_clk_init()
809 clk = clk_register_gate(NULL, "smi_clk", "ahb_clk", 0, in spear1340_clk_init()
814 clk = clk_register_gate(NULL, "usbh0_clk", "ahb_clk", 0, in spear1340_clk_init()
[all …]
H A Dspear3xx_clock.c135 static const char *ddr_parents[] = { "ahb_clk", "ahbmult2_clk", "none",
429 clk = clk_register_divider(NULL, "ahb_clk", "pll1_clk", in spear3xx_clk_init()
432 clk_register_clkdev(clk, "ahb_clk", NULL); in spear3xx_clk_init()
554 clk = clk_register_fixed_factor(NULL, "ahbmult2_clk", "ahb_clk", 0, 2, in spear3xx_clk_init()
563 clk = clk_register_divider(NULL, "apb_clk", "ahb_clk", in spear3xx_clk_init()
568 clk = clk_register_gate(NULL, "amem_clk", "ahb_clk", 0, AMEM_CLK_CFG, in spear3xx_clk_init()
572 clk = clk_register_gate(NULL, "c3_clk", "ahb_clk", 0, PERIP1_CLK_ENB, in spear3xx_clk_init()
576 clk = clk_register_gate(NULL, "dma_clk", "ahb_clk", 0, PERIP1_CLK_ENB, in spear3xx_clk_init()
580 clk = clk_register_gate(NULL, "gmac_clk", "ahb_clk", 0, PERIP1_CLK_ENB, in spear3xx_clk_init()
584 clk = clk_register_gate(NULL, "i2c0_clk", "ahb_clk", 0, PERIP1_CLK_ENB, in spear3xx_clk_init()
[all …]
H A Dspear1310_clock.c500 clk = clk_register_fixed_factor(NULL, "ahb_clk", "pll1_clk", 0, 1, in spear1310_clk_init()
502 clk_register_clkdev(clk, "ahb_clk", NULL); in spear1310_clk_init()
686 clk = clk_register_gate(NULL, "i2c0_clk", "ahb_clk", 0, in spear1310_clk_init()
691 clk = clk_register_gate(NULL, "dma_clk", "ahb_clk", 0, in spear1310_clk_init()
697 clk = clk_register_gate(NULL, "jpeg_clk", "ahb_clk", 0, in spear1310_clk_init()
702 clk = clk_register_gate(NULL, "gmac_clk", "ahb_clk", 0, in spear1310_clk_init()
707 clk = clk_register_gate(NULL, "fsmc_clk", "ahb_clk", 0, in spear1310_clk_init()
712 clk = clk_register_gate(NULL, "smi_clk", "ahb_clk", 0, in spear1310_clk_init()
717 clk = clk_register_gate(NULL, "usbh0_clk", "ahb_clk", 0, in spear1310_clk_init()
723 clk = clk_register_gate(NULL, "usbh1_clk", "ahb_clk", 0, in spear1310_clk_init()
[all …]
/openbmc/linux/drivers/spi/
H A Dspi-rb4xx.c137 struct clk *ahb_clk; in rb4xx_spi_probe() local
150 ahb_clk = devm_clk_get(&pdev->dev, "ahb"); in rb4xx_spi_probe()
151 if (IS_ERR(ahb_clk)) in rb4xx_spi_probe()
152 return PTR_ERR(ahb_clk); in rb4xx_spi_probe()
165 rbspi->clk = ahb_clk; in rb4xx_spi_probe()
174 err = clk_prepare_enable(ahb_clk); in rb4xx_spi_probe()
/openbmc/linux/arch/mips/boot/dts/mscc/
H A Djaguar2.dtsi42 ahb_clk: ahb-clk { label
78 clocks = <&ahb_clk>;
91 clocks = <&ahb_clk>;
151 clocks = <&ahb_clk>;
164 clocks = <&ahb_clk>;
H A Dserval.dtsi41 ahb_clk: ahb-clk { label
77 clocks = <&ahb_clk>;
90 clocks = <&ahb_clk>;
150 clocks = <&ahb_clk>;
H A Docelot.dtsi38 ahb_clk: ahb-clk { label
74 clocks = <&ahb_clk>;
89 clocks = <&ahb_clk>;
100 clocks = <&ahb_clk>;
113 clocks = <&ahb_clk>;
H A Dluton.dtsi38 ahb_clk: ahb-clk { label
74 clocks = <&ahb_clk>;
89 clocks = <&ahb_clk>;
/openbmc/linux/drivers/staging/media/sunxi/cedrus/
H A Dcedrus_hw.c177 clk_disable_unprepare(dev->ahb_clk); in cedrus_hw_suspend()
196 ret = clk_prepare_enable(dev->ahb_clk); in cedrus_hw_resume()
222 clk_disable_unprepare(dev->ahb_clk); in cedrus_hw_resume()
266 dev->ahb_clk = devm_clk_get(dev->dev, "ahb"); in cedrus_hw_probe()
267 if (IS_ERR(dev->ahb_clk)) { in cedrus_hw_probe()
270 ret = PTR_ERR(dev->ahb_clk); in cedrus_hw_probe()
/openbmc/u-boot/arch/mips/dts/
H A Dmscc,jr2.dtsi40 ahb_clk: ahb-clk { label
74 clocks = <&ahb_clk>;
87 clocks = <&ahb_clk>;
104 clocks = <&ahb_clk>;
H A Dmscc,serval.dtsi46 ahb_clk: ahb-clk { label
80 clocks = <&ahb_clk>;
93 clocks = <&ahb_clk>;
H A Dmscc,servalt.dtsi46 ahb_clk: ahb-clk { label
80 clocks = <&ahb_clk>;
93 clocks = <&ahb_clk>;
H A Dmscc,ocelot.dtsi46 ahb_clk: ahb-clk { label
80 clocks = <&ahb_clk>;
93 clocks = <&ahb_clk>;
110 clocks = <&ahb_clk>;
/openbmc/linux/arch/arm64/boot/dts/microchip/
H A Dsparx5.dtsi92 ahb_clk: ahb-clk { label
153 clocks = <&ahb_clk>;
166 clocks = <&ahb_clk>;
182 clocks = <&ahb_clk>;
190 clocks = <&ahb_clk>;
401 clocks = <&ahb_clk>;
415 clocks = <&ahb_clk>;
422 clocks = <&ahb_clk>;
/openbmc/linux/arch/arm/boot/dts/nspire/
H A Dnspire.dtsi49 ahb_clk: ahb_clk { label
60 clocks = <&ahb_clk>;
/openbmc/u-boot/arch/mips/mach-ath79/qca953x/
H A Dclk.c88 /* AHB_CLK = DDR_CLK / AHB_POST_DIV */ in get_clocks()
91 /* AHB_CLK = CPU_CLK / AHB_POST_DIV */ in get_clocks()
/openbmc/linux/drivers/clk/actions/
H A Dowl-s500.c189 static OWL_GATE(spi0_clk, "spi0_clk", "ahb_clk", CMU_DEVCLKEN1, 10, 0, CLK_IGNORE_UNUSED);
190 static OWL_GATE(spi1_clk, "spi1_clk", "ahb_clk", CMU_DEVCLKEN1, 11, 0, CLK_IGNORE_UNUSED);
191 static OWL_GATE(spi2_clk, "spi2_clk", "ahb_clk", CMU_DEVCLKEN1, 12, 0, CLK_IGNORE_UNUSED);
192 static OWL_GATE(spi3_clk, "spi3_clk", "ahb_clk", CMU_DEVCLKEN1, 13, 0, CLK_IGNORE_UNUSED);
218 static OWL_COMP_FIXED_FACTOR(ahb_clk, "ahb_clk", "h_clk",
442 &ahb_clk.common,
512 [CLK_AHB] = &ahb_clk.common.hw,
H A Dowl-s900.c162 static OWL_DIVIDER(ahb_clk, "ahb_clk", "noc_clk_div", CMU_BUSCLK, 4, 1, NULL, 0, 0);
163 static OWL_DIVIDER(apb_clk, "apb_clk", "ahb_clk", CMU_BUSCLK, 8, 2, apb_div_table, 0, 0);
234 static OWL_GATE(spi0_clk, "spi0_clk", "ahb_clk", CMU_DEVCLKEN1, 10, 0, CLK_IGNORE_UNUSED);
235 static OWL_GATE(spi1_clk, "spi1_clk", "ahb_clk", CMU_DEVCLKEN1, 11, 0, CLK_IGNORE_UNUSED);
236 static OWL_GATE(spi2_clk, "spi2_clk", "ahb_clk", CMU_DEVCLKEN1, 12, 0, CLK_IGNORE_UNUSED);
237 static OWL_GATE(spi3_clk, "spi3_clk", "ahb_clk", CMU_DEVCLKEN1, 13, 0, CLK_IGNORE_UNUSED);
515 &ahb_clk.common,
608 [CLK_AHB] = &ahb_clk.common.hw,
H A Dowl-s700.c174 static OWL_DIVIDER(clk_ahb, "ahb_clk", "hp_clk_div", CMU_BUSCLK1, 2, 2, NULL, 0, 0);
175 static OWL_DIVIDER(clk_apb, "apb_clk", "ahb_clk", CMU_BUSCLK1, 14, 2, NULL, 0, 0);
208 static OWL_GATE(clk_spi0, "spi0", "ahb_clk", CMU_DEVCLKEN1, 4, 0, 0);
209 static OWL_GATE(clk_spi1, "spi1", "ahb_clk", CMU_DEVCLKEN1, 5, 0, 0);
210 static OWL_GATE(clk_spi2, "spi2", "ahb_clk", CMU_DEVCLKEN1, 6, 0, 0);
211 static OWL_GATE(clk_spi3, "spi3", "ahb_clk", CMU_DEVCLKEN1, 7, 0, 0);
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dnspire-clock.txt19 ahb_clk {
/openbmc/u-boot/arch/arm/include/asm/arch-mx35/
H A Dclock.h41 AHB_CLK, enumerator
/openbmc/linux/Documentation/devicetree/bindings/mmc/
H A Dsdhci-milbeaut.txt26 clocks = <&clk 7>, <&ahb_clk>;

123