Home
last modified time | relevance | path

Searched full:peci (Results 1 – 25 of 53) sorted by relevance

123

/openbmc/openbmc/meta-phosphor/recipes-x86/libpeci/
H A Dlibpeci_git.bb1 SUMMARY = "PECI Library"
2 DESCRIPTION = "PECI Library"
7 PACKAGECONFIG[dbus-raw-peci] = "-Draw-peci='enabled',-Draw-peci='disabled',boost sdbusplus"
13 SYSTEMD_SERVICE:${PN} += "${@bb.utils.contains('PACKAGECONFIG', 'dbus-raw-peci', 'com.intel.peci.se…
/openbmc/openbmc/meta-quanta/meta-olympus-nuvoton/recipes-phosphor/sensors/
H A Dphosphor-hwmon_%.bbappend29 # PECI
31 peci-0/0-30/peci-cputemp.0 \
32 peci-0/0-31/peci-cputemp.1\
33 peci-0/0-30/peci-dimmtemp.0 \
35 PECIITEMSFMT = "devices/platform/ahb/ahb--apb/f0100000.peci-bus/{0}.conf"
/openbmc/phosphor-dbus-interfaces/yaml/com/intel/Protocol/PECI/
H A DRaw.interface.yaml2 Implement to provide D-Bus raw PECI access to the CPU.
7 Send raw PECI command(s) to the CPU
12 The path for the PECI device to use for the command
17 bytes for a single PECI command. The larger array allows
18 sending multiple PECI commands in a single transaction.
24 bytes for a single PECI response corresponding to the command in
/openbmc/dbus-sensors/src/tests/
H A Dtest_Utils.cpp58 peciDir = std::filesystem::path(testDir) / "peci"; in createPECIDir()
60 "peci-0/device/0-30/peci-cputemp.0/hwmon/hwmon25"; in createPECIDir()
68 auto devDir = peciDir / "peci-0/peci_dev/peci-0"; in createPECIDir()
70 std::filesystem::create_directory_symlink("../../../peci-0", in createPECIDir()
73 peciDir / "peci-0/0-30"); in createPECIDir()
122 findFiles(peciDir, R"(peci-\d+/\d+-.+/peci-.+/hwmon/hwmon\d+/aaa$)", in TEST_F()
133 findFiles(peciDir, R"(peci-\d+/\d+-.+/peci-.+/hwmon/hwmon\d+/name$)", in TEST_F()
141 R"(peci-\d+/\d+-.+/peci-.+/hwmon/hwmon\d+/temp\d+_input)", in TEST_F()
162 findFiles(p, R"(peci-\d+/\d+-.+/peci-.+/hwmon/hwmon\d+/temp\d+_input)", in TEST_F()
173 findFiles(peciDir / "peci-0", R"(\d+-.+/peci-.+/hwmon/hwmon\d+/name$)", in TEST_F()
[all …]
/openbmc/u-boot/cmd/aspeed/
H A Dpeci.c49 /* release PECI reset */ in ast2500_peci_init()
55 * 1. disable PECI in ast2500_peci_init()
67 /* enable PECI */ in ast2500_peci_init()
83 /* release PECI reset */ in ast2600_peci_init()
87 * 1. disable PECI in ast2600_peci_init()
100 /* enable PECI */ in ast2600_peci_init()
126 /* make PECI no operation */ in do_ast_peci_ping()
135 /* fire PECI command */ in do_ast_peci_ping()
138 /* wait PECI done for 10 seconds */ in do_ast_peci_ping()
139 printf("Waiting PECI ... "); in do_ast_peci_ping()
[all …]
H A DKconfig13 bool "ASPEED PECI controller test"
H A DMakefile10 obj-$(CONFIG_CMD_PECITEST) += peci.o
/openbmc/phosphor-dbus-interfaces/gen/com/intel/Protocol/PECI/
H A Dmeson.build4 sdbusplus_current_path = 'com/intel/Protocol/PECI'
7 'com/intel/Protocol/PECI/Raw__markdown'.underscorify(),
8 input: ['../../../../../yaml/com/intel/Protocol/PECI/Raw.interface.yaml'],
21 'com/intel/Protocol/PECI/Raw',
/openbmc/phosphor-dbus-interfaces/gen/com/intel/Protocol/PECI/Raw/
H A Dmeson.build3 sdbusplus_current_path = 'com/intel/Protocol/PECI/Raw'
6 'com/intel/Protocol/PECI/Raw__cpp'.underscorify(),
7 input: ['../../../../../../yaml/com/intel/Protocol/PECI/Raw.interface.yaml'],
26 'com/intel/Protocol/PECI/Raw',
/openbmc/openbmc/meta-phosphor/recipes-phosphor/smbios/
H A Dsmbios-mdr_git.bb1 SUMMARY = "Extract CPU and Memory Inventory from SMSMBIOS Table and PECI"
2 DESCRIPTION = "This package parses SMBIOS tables, reads Intel CPU PIROM and PECI and provides a ded…
17 PACKAGECONFIG[cpuinfo-peci] = "-Dcpuinfo-peci=enabled,-Dcpuinfo-peci=disabled,libpeci"
/openbmc/openbmc/meta-phosphor/recipes-x86/peci-pcie/
H A Dpeci-pcie_git.bb1 SUMMARY = "PECI PCIe"
2 DESCRIPTION = "Gathers PCIe information using PECI \
14 SRC_URI = "git://github.com/openbmc/peci-pcie;branch=master;protocol=https"
/openbmc/dbus-sensors/include/linux/
H A Dpeci-ioctl.h17 /* The PECI client's default address of 0x30 */
23 /* PECI read/write data buffer size max */
48 * enum peci_cmd - PECI client commands
49 * @PECI_CMD_XFER: raw PECI transfer
50 * @PECI_CMD_PING: ping, a required message for all PECI devices
67 * Available commands depend on client's PECI revision.
91 * struct peci_xfer_msg - raw PECI transfer command
98 * raw PECI transfer
113 * Ping() is a required message for all PECI devices. This message is used to
127 * The processor PECI client implementation of GetDIB() includes an 8-byte
[all …]
/openbmc/qemu/include/hw/misc/
H A Daspeed_peci.h2 * Aspeed PECI Controller
16 #define TYPE_ASPEED_PECI "aspeed.peci"
/openbmc/smbios-mdr/src/
H A Dsst_mailbox.cpp26 * Convenience RAII object for Wake-On-PECI (WOP) management, since PECI Config
31 * Whenever a PECI command fails with associated error code, set WOP bit and
68 // PECI completion code defined in peci-ioctl.h which is not available in isSleeping()
72 // writes while PECI is sleeping. Either way, the completion code from in isSleeping()
73 // PECI client should be reliable indicator of need to set WOP. in isSleeping()
79 * Send a single PECI PCS write to modify the Wake-On-PECI mode bit
89 throw PECIError("Failed to set Wake-On-PECI mode bit"); in setWakeOnPECI()
252 * Base class for set of PECI OS Mailbox commands.
268 * Construct the command object with required PECI address and up to 4
H A Dspeed_select.cpp20 #include <peci.h>
51 std::cerr << "PECI command failed." in checkPECIStatus()
142 // hide any temporary hiccup in PECI communication.
144 // PECI read on every get-property, and can't assume that values will change
375 * @throw PECIError A PECI command failed on a CPU which had previously
393 // PECI contention, SST discovery could take a long time. This lets us in discoverCPUsAndConfigs()
405 // We could possibly check D-Bus for CPU presence and model, but PECI is in discoverCPUsAndConfigs()
485 // In case we didn't encounter a PECI error, but also didn't find in discoverCPUsAndConfigs()
522 std::cerr << "PECI Error: " << err.what() << '\n'; in discoverOrWait()
538 // Retry later if no CPUs were available, or there was a PECI error. in discoverOrWait()
[all …]
/openbmc/smbios-mdr/
H A Dmeson.options39 'cpuinfo-peci',
42 description: 'Enable CPUInfo features that depend on PECI',
/openbmc/dbus-sensors/src/intel-cpu/
H A DIntelCPUSensorMain.cpp22 #include <peci.h>
60 #include <linux/peci-ioctl.h>
97 static constexpr const char* peciDev = "/dev/peci-";
98 static constexpr const char* peciDevPath = "/sys/bus/peci/devices/";
99 static constexpr const char* rescanPath = "/sys/bus/peci/rescan";
193 R"(peci-\d+/\d+-.+/peci[-_].+/hwmon/hwmon\d+/name$)", in createSensors()
215 std::advance(it, 6); // pick the 6th part for a PECI client device name in createSensors()
421 std::string parameters = "peci-client 0x" + addrHexStr; in exportDevice()
423 std::string delDevice = devPath + "peci-" + busStr + "/delete_device"; in exportDevice()
424 std::string newDevice = devPath + "peci-" + busStr + "/new_device"; in exportDevice()
[all …]
H A Dmeson.build2 if not meson.get_compiler('cpp').has_header('linux/peci-ioctl.h')
/openbmc/smbios-mdr/include/
H A Dspeed_select.hpp16 #include <peci.h>
150 * wake-on-PECI on the CPU and retry. Wake-on-PECI is disabled for the CPU
164 * a CPU PECI address, and the CPU Model information. Usually the CPUModel is
/openbmc/phosphor-dbus-interfaces/gen/com/intel/Protocol/
H A Dmeson.build2 subdir('PECI') subdir
/openbmc/openbmc/meta-tyan/meta-s7106/recipes-kernel/linux/linux-aspeed/
H A Ds7106.cfg12 # Enable PECI
/openbmc/openbmc/meta-nvidia/meta-gb200nvl-obmc/recipes-phosphor/smbios/
H A Dsmbios-mdr_%.bbappend6 # cpuinfo collects CPU information through the Intel PECI interface
/openbmc/docs/
H A Dhw-vendor-repos-policy.md71 - For example, PECI, FSI, hardware diagnostics (specific to the processor)
116 Another example, Intel has a communication interface called PECI, it provides
118 why OpenBMC has a peci-pcie repository.
/openbmc/qemu/hw/misc/
H A Daspeed_peci.c2 * Aspeed PECI Controller
139 dc->desc = "Aspeed PECI Controller"; in aspeed_peci_class_init()
/openbmc/qemu/hw/arm/
H A Daspeed_ast10x0.c155 object_initialize_child(obj, "peci", &s->peci, TYPE_ASPEED_PECI); in aspeed_soc_ast1030_init()
273 /* PECI */ in aspeed_soc_ast1030_realize()
274 if (!sysbus_realize(SYS_BUS_DEVICE(&s->peci), errp)) { in aspeed_soc_ast1030_realize()
277 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->peci), 0, in aspeed_soc_ast1030_realize()
279 sysbus_connect_irq(SYS_BUS_DEVICE(&s->peci), 0, in aspeed_soc_ast1030_realize()

123