| /openbmc/linux/Documentation/dev-tools/ |
| H A D | kasan.rst | 5 --------
8 designed to find out-of-bounds and use-after-free bugs.
12 1. Generic KASAN
13 2. Software Tag-Based KASAN
14 3. Hardware Tag-Based KASAN
20 Software Tag-Based KASAN or SW_TAGS KASAN, enabled with CONFIG_KASAN_SW_TAGS,
23 using it for testing on memory-restricted devices with real workloads.
25 Hardware Tag-Based KASAN or HW_TAGS KASAN, enabled with CONFIG_KASAN_HW_TAGS,
26 is the mode intended to be used as an in-field memory bug detector or as a
34 The Generic and the Software Tag-Based modes are commonly referred to as the
[all …]
|
| /openbmc/linux/drivers/firmware/arm_scmi/ |
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
9 set of operating system-independent software interfaces that are
11 interfaces for: Discovery and self-description of the interfaces
13 a given device or domain into the various power-saving states that
68 This declares whether a shared memory based transport for SCMI is
74 This declares whether a message passing based transport for SCMI is
78 bool "SCMI transport based on Mailbox"
84 Enable mailbox based transport for SCMI.
87 transport based on mailboxes, answer Y.
90 bool "SCMI transport based on OP-TEE service"
[all …]
|
| /openbmc/docs/designs/ |
| H A D | multihost-phosphor-buttons.md | 1 # Multi-host front panel phosphor buttons interface
15 phosphor-buttons currently only support push type buttons.support for different
20 Currently handler events are only based on monitoring gpio events as input
23 based on dbus property changes.
38 +----------------------------------------------+
42 | +--------------+ +--------------+ |
46 | +--------------+ +--------------+ |
51 +----------------------------------------------+
57 example for a multihost platform yosemite-V2 it has host selector switch mux as
61 +---------------------------+ +------------+
[all …]
|
| /openbmc/linux/lib/ |
| H A D | Kconfig.kasan | 1 # SPDX-License-Identifier: GPL-2.0-only
23 def_bool $(cc-option, -fsanitize=kernel-address)
26 def_bool $(cc-option, -fsanitize=kernel-hwaddress)
43 Enables KASAN (Kernel Address Sanitizer) - a dynamic memory safety
44 error detector designed to find out-of-bounds and use-after-free bugs.
46 See Documentation/dev-tools/kasan.rst for details.
53 …def_bool (CC_IS_CLANG && $(cc-option,-fsanitize=kernel-address -mllvm -asan-kernel-mem-intrinsic-p…
54 (CC_IS_GCC && $(cc-option,-fsanitize=kernel-address --param asan-kernel-mem-intrinsic-prefix=1))
67 1. Generic KASAN (supported by many architectures, enabled with
69 2. Software Tag-Based KASAN (arm64 only, based on software memory
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/arm/ |
| H A D | fsl.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Shawn Guo <shawnguo@kernel.org>
11 - Li Yang <leoyang.li@nxp.com>
18 - description: i.MX1 based Boards
20 - enum:
21 - armadeus,imx1-apf9328
22 - fsl,imx1ads
23 - const: fsl,imx1
[all …]
|
| /openbmc/u-boot/arch/arm/mach-rockchip/rk3288/ |
| H A D | Kconfig | 4 bool "Google/Rockchip Veyron-Jerry Chromebook"
7 Jerry is a RK3288-based clamshell device with 2 USB 3.0 ports,
8 HDMI, an 11.9 inch EDP display, micro-SD card, touchpad and
9 WiFi. It includes a Chrome OS EC (Cortex-M3) to provide access to
13 bool "Google/Rockchip Veyron-Mickey Chromebit"
16 Mickey is a small RK3288-based device with one USB 3.0 port, HDMI
23 bool "Google/Rockchip Veyron-Minnie Chromebook"
26 Minnie is a RK3288-based convertible clamshell device with 2 USB 3.0
27 ports, micro HDMI, a 10.1-inch 1280x800 EDP display, micro-SD card,
29 EC (Cortex-M3) to provide access to the keyboard and battery
[all …]
|
| /openbmc/linux/drivers/usb/serial/ |
| H A D | io_usbvend.h | 1 /* SPDX-License-Identifier: GPL-2.0+ */
4 * USBVEND.H Vendor-specific USB definitions
7 * must be kept backward-compatible with older firmware.
34 // We break the USB-defined PID into an OEM Id field (upper 6 bits)
40 // ION-device OEM IDs
42 #define ION_OEM_ID_NLYNX 1 // 01h NLynx Systems
50 // ION-device Device IDs
51 // Product IDs - assigned to match middle digit of serial number (No longer true)
54 // is based on the 80251+Netchip.
56 #define ION_DEVICE_ID_GENERATION_1 0x00 // Value for 930 based edgeports
[all …]
|
| /openbmc/linux/arch/powerpc/include/asm/ |
| H A D | pmac_feature.h | 12 * Note: I removed media-bay details from the feature stuff, I believe it's
13 * not worth it, the media-bay driver can directly use the mac-io
48 * all of the Grand-Central based machines. We currently don't
54 /* Here is the infamous serie of OHare based machines
61 #define PMAC_TYPE_UNKNOWN_OHARE 0x2f /* Unknown, but OHare based */
63 /* Here are the Heathrow based machines
69 #define PMAC_TYPE_UNKNOWN_HEATHROW 0x3f /* Unknown but heathrow based */
71 /* Here are newworld machines based on Paddington (heathrow derivative)
77 #define PMAC_TYPE_UNKNOWN_PADDINGTON 0x4f /* Unknown but paddington based */
79 /* Core99 machines based on UniNorth 1.0 and 1.5
[all …]
|
| /openbmc/u-boot/arch/arm/mach-rockchip/ |
| H A D | Kconfig | 11 The Rockchip RK3036 is a ARM-based SoC with a dual-core Cortex-A7
12 including NEON and GPU, Mali-400 graphics, several DDR3 options
20 The Rockchip RK3128 is a ARM-based SoC with a quad-core Cortex-A7
21 including NEON and GPU, Mali-400 graphics, several DDR3 options
41 The Rockchip RK3188 is a ARM-based SoC with a quad-core Cortex-A9
42 including NEON and GPU, 512KB L2 cache, Mali-400 graphics, two
55 The Rockchip RK3229 is a ARM-based SoC with a dual-core Cortex-A7
56 including NEON and GPU, Mali-400 graphics, several DDR3 options
69 The Rockchip RK3288 is a ARM-based SoC with a quad-core Cortex-A17
70 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
[all …]
|
| /openbmc/linux/Documentation/networking/device_drivers/ethernet/cirrus/ |
| H A D | cs89x0.rst | 1 .. SPDX-License-Identifier: GPL-2.0
27 1.2.1 Driver Name
33 2.1 CS8900-based Adapter Configuration
34 2.2 CS8920-based Adapter Configuration
46 5.2.1 Diagnostic Self-Test
59 1. Cirrus Logic LAN CS8900/CS8920 Ethernet Adapters
66 The CS8900-based ISA Ethernet Adapters from Cirrus Logic follow
67 IEEE 802.3 standards and support half or full-duplex operation in ISA bus
69 in 16-bit ISA or EISA bus expansion slots and are available in
70 10BaseT-only or 3-media configurations (10BaseT, 10Base2, and AUI for 10Base-5
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/arm/stm32/ |
| H A D | stm32.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexandre Torgue <alexandre.torgue@foss.st.com>
17 - description: emtrion STM32MP1 Argon based Boards
19 - const: emtrion,stm32mp157c-emsbc-argon
20 - const: emtrion,stm32mp157c-emstamp-argon
21 - const: st,stm32mp157
22 - items:
23 - enum:
[all …]
|
| /openbmc/u-boot/doc/imx/common/ |
| H A D | mxs.txt | 1 Booting U-Boot on a MXS processor
4 This document describes the MXS U-Boot port. This document mostly covers topics
8 -----------
14 into the unix command prompt in U-Boot source code root directory.
16 The (=>) introduces a snipped of code that should by typed into U-Boot command
20 --------
22 1) Prerequisites
23 2) Compiling U-Boot for a MXS based board
24 3) Installation of U-Boot for a MXS based board to SD card
25 4) Installation of U-Boot into NAND flash on a MX28 based board
[all …]
|
| /openbmc/linux/Documentation/arch/arm/ |
| H A D | sunxi.rst | 10 ------------
11 Linux kernel mach directory: arch/arm/mach-sunxi
15 * ARM926 based SoCs
16 - Allwinner F20 (sun3i)
20 * ARM Cortex-A8 based SoCs
21 - Allwinner A10 (sun4i)
25 http://dl.linux-sunxi.org/A10/A10%20Datasheet%20-%20v1.21%20%282012-04-06%29.pdf
28 …http://dl.linux-sunxi.org/A10/A10%20User%20Manual%20-%20v1.20%20%282012-04-09%2c%20DECRYPTED%29.pdf
30 - Allwinner A10s (sun5i)
34 http://dl.linux-sunxi.org/A10s/A10s%20Datasheet%20-%20v1.20%20%282012-03-27%29.pdf
[all …]
|
| /openbmc/linux/drivers/platform/x86/dell/ |
| H A D | dell-laptop.c | 1 // SPDX-License-Identifier: GPL-2.0-only
9 * Based on documentation in the libsmbios package:
10 * Copyright (C) 2005-2014 Dell Inc.
31 #include "dell-rbtn.h"
32 #include "dell-smbios.h"
34 #include "dell-wmi-privacy.h"
45 * The list must end with -1
58 quirks = dmi->driver_data; in dmi_matched()
59 return 1; in dmi_matched()
68 .kbd_timeouts = { 0, 5, 15, 60, 5 * 60, 15 * 60, -1 },
[all …]
|
| /openbmc/u-boot/doc/ |
| H A D | README.davinci | 4 This README is about U-Boot support for TI's ARM 926EJS based family of SoCs.
26 * DM355 based Leopard board
28 * DM644x based schmoogie board
30 * DM644x based sffsdr board
32 * DM644x based sonata board
67 * DM355 based Leopard board:
72 * DM644x based schmoogie board:
77 * DM644x based sffsdr board:
82 * DM644x based sonata board:
93 from a storage device and loads it into the IRAM. The UBL then loads the U-Boot
[all …]
|
| H A D | README.ramboot-ppc85xx | 5 pre-mechanism is required to load the DDR with the bootloader binary.
6 - In case of SD and SPI boot this is done by BootROM code inside the chip
8 - In case of NAND boot FCM supports loading initial 4K code from NAND flash
15 1. Load the RAM based bootloader onto DDR via JTAG/BDI interface. And then
18 - In very early stage of platform bringup where other boot options are not
20 - In case the support to program the flashes on the board is not available.
22 2. Load the RAM based bootloader onto DDR using already existing bootloader on
25 - While developing some new feature of u-boot, for example USB driver or
31 - Suppose a platform already has a propreitery bootloader which does not
36 RAM based bootloader can offer an updated bootloader on the system.
[all …]
|
| /openbmc/linux/tools/perf/pmu-events/arch/x86/silvermont/ |
| H A D | pipeline.json | 6 "PEBS": "1",
7 …ction. This unit predicts the target address not only based on the EIP of the branch but also base…
15 …ction. This unit predicts the target address not only based on the EIP of the branch but also base…
23 "PEBS": "1",
24 …ction. This unit predicts the target address not only based on the EIP of the branch but also base…
32 "PEBS": "1",
33 …ction. This unit predicts the target address not only based on the EIP of the branch but also base…
41 "PEBS": "1",
42 …ction. This unit predicts the target address not only based on the EIP of the branch but also base…
50 "PEBS": "1",
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/spi/ |
| H A D | brcm,bcm63xx-hsspi.yaml | 1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/spi/brcm,bcm63xx-hsspi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - William Zhang <william.zhang@broadcom.com>
11 - Kursad Oney <kursad.oney@broadcom.com>
12 - Jonas Gorski <jonas.gorski@gmail.com>
16 early MIPS based chips such as BCM6328 and BCM63268. This initial rev 1.0
17 controller was carried over to recent ARM based chips, such as BCM63138,
18 BCM4908 and BCM6858. The old MIPS based chip should continue to use the
[all …]
|
| /openbmc/u-boot/arch/arm/mach-bcm283x/ |
| H A D | Kconfig | 17 bool "Broadcom BCM2837 SoC 32-bit support"
24 bool "Broadcom BCM2837 SoC 64-bit support"
39 Support for all ARM1176-/BCM2835-based Raspberry Pi variants, such as
41 support BCM2836/BCM2837-based Raspberry Pis such as the RPi 2 and
50 Support for all ARM1176-/BCM2835-based Raspberry Pi variants, such as
56 non-default option must be present in config.txt: enable_uart=1.
57 This is required for U-Boot to operate correctly, even if you only
66 Support for all BCM2836-based Raspberry Pi variants, such as
69 This option also supports BCM2837-based variants such as the RPi 3
70 Model B, when run in 32-bit mode, provided you have configured the
[all …]
|
| /openbmc/linux/scripts/kconfig/ |
| H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0
4 # These targets are used from top-level makefile
17 silent := -s
22 kernel-release := $(shell uname -r)
24 /lib/modules/$(kernel-release)/.config \
25 /etc/kernel-config \
26 /boot/config-$(kernel-release)
33 config-prog := conf
34 menuconfig-prog := mconf
35 nconfig-prog := nconf
[all …]
|
| /openbmc/linux/Documentation/admin-guide/media/ |
| H A D | technisat.rst | 1 .. SPDX-License-Identifier: GPL-2.0
13 -----------------------------
19 .. code-block:: none
21 lspci -vvv for a PCI device (lsusb -vvv for an USB device) will show you for example:
29 -------------------
37 (except ``Simple tuner support`` for ATSC 3rd generation only -> see case 9 please).
41 - Main module part:
50 - Frontend / Tuner / Demodulator module part:
55 - SkyStar DVB-S Revision 2.3:
57 #) => ``Zarlink VP310/MT312/ZL10313 based``
[all …]
|
| /openbmc/linux/drivers/gpu/drm/i915/ |
| H A D | i915_reg_defs.h | 1 /* SPDX-License-Identifier: MIT */
13 * REG_BIT() - Prepare a u32 bit value
14 * @__n: 0-based bit number
26 * REG_BIT8() - Prepare a u8 bit value
27 * @__n: 0-based bit number
39 * REG_GENMASK() - Prepare a continuous u32 bitmask
40 * @__high: 0-based high bit
41 * @__low: 0-based low bit
54 * REG_GENMASK64() - Prepare a continuous u64 bitmask
55 * @__high: 0-based high bit
[all …]
|
| /openbmc/linux/arch/x86/include/asm/ |
| H A D | vmxfeatures.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
8 #define NVMXINTS 5 /* N 32-bit words worth of info */
16 /* Pin-Based VM-Execution Controls, EPT/VPID, APIC and VM-Functions, word 0 */
17 #define VMX_FEATURE_INTR_EXITING ( 0*32+ 0) /* "" VM-Exit on vectored interrupts */
18 #define VMX_FEATURE_NMI_EXITING ( 0*32+ 3) /* "" VM-Exit on NMIs */
23 /* EPT/VPID features, scattered to bits 16-23 */
27 #define VMX_FEATURE_EPT_1GB ( 0*32+ 19) /* 1GB EPT pages */
29 /* Aggregated APIC features 24-27 */
33 /* VM-Functions, shifted to bits 28-31 */
36 /* Primary Processor-Based VM-Execution Controls, word 1 */
[all …]
|
| /openbmc/docs/designs/inventory/ |
| H A D | gpio-based-hardware-inventory.md | 1 # GPIO based hardware inventory
11 …n's gpio based cable presence detection](https://github.com/openbmc/docs/blob/46902afd6ebd20d11483…
25 The existing design for the gpio based cable presence is partially implemented
26 and focuses on IPMI use-case.
28 …om/openbmc/docs/blob/879601d92becfa1dbc082f487abfb5e0151a5091/designs/gpio-based-cable-presence.md)
30 Currently the way to do gpio based presence detection is via
31 phosphor-multi-gpio-presence and phosphor-inventory-manager.
34 by phosphor-inventory-manager.
39 Additional item-specific properties are statically declared in the
40 phosphor-inventory-manager configuration.
[all …]
|
| /openbmc/linux/arch/arm/ |
| H A D | Kconfig.debug | 1 # SPDX-License-Identifier: GPL-2.0
44 once the kernel has booted up - it's a one time check.
107 1 - undefined instruction events
108 2 - system calls
109 4 - invalid data aborts
110 8 - SIGSEGV faults
111 16 - SIGBUS faults
115 bool "Kernel low-level debugging functions (read help!)"
128 prompt "Kernel low-level debugging port"
132 bool "Kernel low-level debugging messages via Alpine UART0"
[all …]
|