Home
last modified time | relevance | path

Searched +full:0 +full:x10100 (Results 1 – 25 of 64) sorted by relevance

123

/openbmc/linux/Documentation/devicetree/bindings/powerpc/fsl/
H A Dmpc512x_lpbfifo.txt16 reg = <0x10100 0x50>;
17 interrupts = <7 0x8>;
/openbmc/linux/Documentation/devicetree/bindings/mips/cavium/
H A Dciu3.txt24 #address-cells = <0>;
26 reg = <0x10100 0x00000000 0x0 0xb0000000>;
/openbmc/linux/arch/arm64/boot/dts/apple/
H A Dt8112-j493.dts27 led-0 {
28 pwms = <&fpwm1 0 40000>;
45 wifi0: wifi@0,0 {
47 reg = <0x10000 0x0 0x0 0x0 0x0>;
54 bluetooth0: bluetooth@0,1 {
56 reg = <0x10100 0x0 0x0 0x0 0x0>;
H A Dt8112-j413.dts27 led-0 {
28 pwms = <&fpwm1 0 40000>;
45 wifi0: wifi@0,0 {
47 reg = <0x10000 0x0 0x0 0x0 0x0>;
54 bluetooth0: bluetooth@0,1 {
56 reg = <0x10100 0x0 0x0 0x0 0x0>;
67 reg = <0x3a>;
H A Dt8103-jxxx.dtsi27 framebuffer0: framebuffer@0 {
29 reg = <0 0 0 0>; /* To be filled by loader */
37 reg = <0x8 0 0x2 0>; /* To be filled by loader */
52 reg = <0x38>;
60 reg = <0x3f>;
74 wifi0: network@0,0 {
76 reg = <0x10000 0x0 0x0 0x0 0x0>;
82 bluetooth0: bluetooth@0,1 {
84 reg = <0x10100 0x0 0x0 0x0 0x0>;
H A Dt600x-common.dtsi16 #size-cells = <0>;
59 cpu_e00: cpu@0 {
62 reg = <0x0 0x0>;
64 cpu-release-addr = <0 0>; /* To be filled by loader */
66 i-cache-size = <0x20000>;
67 d-cache-size = <0x10000>;
76 reg = <0x0 0x1>;
78 cpu-release-addr = <0 0>; /* To be filled by loader */
80 i-cache-size = <0x20000>;
81 d-cache-size = <0x10000>;
[all …]
/openbmc/u-boot/arch/arm/mach-orion5x/include/mach/
H A Dorion5x.h22 #define ORION5X_DRAM_BASE (ORION5X_REGISTER(0x01500))
23 #define ORION5X_TWSI_BASE (ORION5X_REGISTER(0x11000))
24 #define ORION5X_UART0_BASE (ORION5X_REGISTER(0x12000))
25 #define ORION5X_UART1_BASE (ORION5X_REGISTER(0x12100))
26 #define ORION5X_MPP_BASE (ORION5X_REGISTER(0x10000))
27 #define ORION5X_GPIO_BASE (ORION5X_REGISTER(0x10100))
28 #define ORION5X_CPU_WIN_BASE (ORION5X_REGISTER(0x20000))
29 #define ORION5X_CPU_REG_BASE (ORION5X_REGISTER(0x20100))
30 #define ORION5X_TIMER_BASE (ORION5X_REGISTER(0x20300))
31 #define ORION5X_REG_PCI_BASE (ORION5X_REGISTER(0x30000))
[all …]
/openbmc/u-boot/arch/arm/mach-kirkwood/include/mach/
H A Dsoc.h16 #define INTREG_BASE 0xd0000000
18 #define KW_OFFSET_REG (INTREG_BASE + 0x20080)
21 #define KW_REG_UNDOC_0x1470 (KW_REGISTER(0x1470))
22 #define KW_REG_UNDOC_0x1478 (KW_REGISTER(0x1478))
24 #define MVEBU_SDRAM_BASE (KW_REGISTER(0x1500))
25 #define KW_TWSI_BASE (KW_REGISTER(0x11000))
26 #define KW_UART0_BASE (KW_REGISTER(0x12000))
27 #define KW_UART1_BASE (KW_REGISTER(0x12100))
28 #define KW_MPP_BASE (KW_REGISTER(0x10000))
29 #define MVEBU_GPIO0_BASE (KW_REGISTER(0x10100))
[all …]
/openbmc/linux/arch/m68k/include/asm/
H A Dapollohw.h52 #define IO_BASE 0x80000000
62 #define SAU7_SIO01_PHYSADDR 0x10400
63 #define SAU7_SIO23_PHYSADDR 0x10500
64 #define SAU7_RTC_PHYSADDR 0x10900
65 #define SAU7_PICA 0x11000
66 #define SAU7_PICB 0x11100
67 #define SAU7_CPUCTRL 0x10100
68 #define SAU7_TIMER 0x010800
70 #define SAU8_SIO01_PHYSADDR 0x8400
71 #define SAU8_RTC_PHYSADDR 0x8900
[all …]
/openbmc/linux/Documentation/devicetree/bindings/cpufreq/
H A Dapple,cluster-cpufreq.yaml35 const: 0
51 #size-cells = <0>;
53 cpu@0 {
56 reg = <0x0 0x0>;
64 reg = <0x0 0x10100>;
70 ecluster_opp: opp-table-0 {
108 reg = <0x2 0x10e20000 0 0x1000>;
109 #performance-domain-cells = <0>;
114 reg = <0x2 0x11e20000 0 0x1000>;
115 #performance-domain-cells = <0>;
/openbmc/u-boot/arch/arm/mach-rmobile/include/mach/
H A Dehci-rmobile.h11 #define OHCI_OFFSET 0x00
12 #define OHCI_SIZE 0x1000
13 #define EHCI_OFFSET 0x1000
14 #define EHCI_SIZE 0x1000
16 #define EHCI_USBCMD (EHCI_OFFSET + 0x0020)
22 #define USBH_RST (1 << 0)
31 #define PCIAHB_WIN_PREFETCH ((1 << 1)|(1 << 0))
35 #define AHB_CFG_AHBPCI 0x40000000
36 #define AHB_CFG_HOST 0x80000000
55 #define MMODE_HTRANS (1 << 0)
[all …]
/openbmc/linux/Documentation/devicetree/bindings/arm/
H A Dcpus.yaml30 - square brackets define bitfields, eg reg[7:0] value of the bitfield in
31 the reg property contained in bits 7 down to 0
49 this property is required and must be set to 0.
52 required and matches the CPUID[11:0] register bits.
54 Bits [11:0] in the reg cell must be set to
55 bits [11:0] in CPU ID register.
57 All other bits in the reg cell must be set to 0.
60 required and matches the CPU MPIDR[23:0] register
63 Bits [23:0] in the reg cell must be set to
64 bits [23:0] in MPIDR.
[all …]
/openbmc/linux/Documentation/devicetree/bindings/cpu/
H A Dcpu-topology.txt87 (ie socket/cluster/core/thread) (where N = {0, 1, ...} is the node number; nodes
89 sequential N value, starting from 0).
187 #size-cells = <0>;
276 CPU0: cpu@0 {
279 reg = <0x0 0x0>;
281 cpu-release-addr = <0 0x20000000>;
287 reg = <0x0 0x1>;
289 cpu-release-addr = <0 0x20000000>;
295 reg = <0x0 0x100>;
297 cpu-release-addr = <0 0x20000000>;
[all …]
H A Didle-states.yaml102 between 0 and infinite time, until a wake-up event occurs.
127 wakeup-delay = exit-latency + max(entry-latency - (now - entry-timestamp), 0)
167 0| 1 time(ms)
172 The graph curve with X-axis values = { x | 0 < x < 1ms } has a steep slope
380 #size-cells = <0>;
383 cpu@0 {
386 reg = <0x0 0x0>;
395 reg = <0x0 0x1>;
404 reg = <0x0 0x100>;
413 reg = <0x0 0x101>;
[all …]
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Dorion5x.dtsi24 reg = <MBUS_ID(0xf0, 0x01) 0x1046C 0x4>;
25 ranges = <0 MBUS_ID(0x01, 0x0f) 0 0xffffffff>;
28 clocks = <&core_clk 0>;
34 reg = <MBUS_ID(0xf0, 0x01) 0x1045C 0x4>;
35 ranges = <0 MBUS_ID(0x01, 0x1e) 0 0xffffffff>;
38 clocks = <&core_clk 0>;
44 reg = <MBUS_ID(0xf0, 0x01) 0x10460 0x4>;
45 ranges = <0 MBUS_ID(0x01, 0x1d) 0 0xffffffff>;
48 clocks = <&core_clk 0>;
54 reg = <MBUS_ID(0xf0, 0x01) 0x10464 0x4>;
[all …]
H A Dkirkwood.dtsi15 #size-cells = <0>;
17 cpu@0 {
20 reg = <0>;
37 ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000 /* internal-regs */
38 MBUS_ID(0x01, 0x2f) 0 0xf4000000 0x10000 /* nand flash */
39 MBUS_ID(0x03, 0x01) 0 0xf5000000 0x10000 /* crypto sram */
42 pcie-mem-aperture = <0xe0000000 0x10000000>; /* 256 MiB memory space */
43 pcie-io-aperture = <0xf2000000 0x100000>; /* 1 MiB I/O space */
48 cle = <0>;
52 reg = <MBUS_ID(0x01, 0x2f) 0 0x400>;
[all …]
/openbmc/linux/arch/powerpc/boot/dts/
H A Dmpc5125twr.dts30 #size-cells = <0>;
32 PowerPC,5125@0 {
34 reg = <0>;
35 d-cache-line-size = <0x20>; // 32 bytes
36 i-cache-line-size = <0x20>; // 32 bytes
37 d-cache-size = <0x8000>; // L1, 32K
38 i-cache-size = <0x8000>; // L1, 32K
47 reg = <0x00000000 0x10000000>; // 256MB at 0
52 reg = <0x30000000 0x08000>; // 32K at 0x30000000
57 #size-cells = <0>;
[all …]
H A Dmpc5121.dtsi26 #size-cells = <0>;
28 PowerPC,5121@0 {
30 reg = <0>;
31 d-cache-line-size = <0x20>; /* 32 bytes */
32 i-cache-line-size = <0x20>; /* 32 bytes */
33 d-cache-size = <0x8000>; /* L1, 32K */
34 i-cache-size = <0x8000>; /* L1, 32K */
43 reg = <0x00000000 0x10000000>; /* 256MB at 0 */
48 reg = <0x20000000 0x4000>;
49 interrupts = <66 0x8>;
[all …]
/openbmc/linux/drivers/rapidio/switches/
H A Didt_gen3.c18 #define RIO_EM_PW_STAT 0x40020
19 #define RIO_PW_CTL 0x40204
20 #define RIO_PW_CTL_PW_TMR 0xffffff00
21 #define RIO_PW_ROUTE 0x40208
23 #define RIO_EM_DEV_INT_EN 0x40030
25 #define RIO_PLM_SPx_IMP_SPEC_CTL(x) (0x10100 + (x)*0x100)
26 #define RIO_PLM_SPx_IMP_SPEC_CTL_SOFT_RST 0x02000000
28 #define RIO_PLM_SPx_PW_EN(x) (0x10118 + (x)*0x100)
29 #define RIO_PLM_SPx_PW_EN_OK2U 0x40000000
30 #define RIO_PLM_SPx_PW_EN_LINIT 0x10000000
[all …]
/openbmc/linux/arch/arm64/boot/dts/arm/
H A Dfvp-base-revc.dts15 /memreserve/ 0x80000000 0x00010000;
43 #size-cells = <0>;
45 cpu0: cpu@0 {
48 reg = <0x0 0x000>;
50 i-cache-size = <0x8000>;
53 d-cache-size = <0x8000>;
61 reg = <0x0 0x100>;
63 i-cache-size = <0x8000>;
66 d-cache-size = <0x8000>;
74 reg = <0x0 0x200>;
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dkirkwood.dtsi14 #size-cells = <0>;
16 cpu@0 {
19 reg = <0>;
36 ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000 /* internal-regs */
37 MBUS_ID(0x01, 0x2f) 0 0xf4000000 0x10000 /* nand flash */
38 MBUS_ID(0x03, 0x01) 0 0xf5000000 0x10000 /* crypto sram */
41 pcie-mem-aperture = <0xe0000000 0x10000000>; /* 256 MiB memory space */
42 pcie-io-aperture = <0xf2000000 0x100000>; /* 1 MiB I/O space */
47 cle = <0>;
51 reg = <MBUS_ID(0x01, 0x2f) 0 0x400>;
[all …]
/openbmc/linux/drivers/net/ethernet/marvell/octeon_ep/
H A Doctep_regs_cn9k_pf.h12 #define CN93_RST_BOOT 0x000087E006001600ULL
13 #define CN93_RST_CORE_DOMAIN_W1S 0x000087E006001820ULL
14 #define CN93_RST_CORE_DOMAIN_W1C 0x000087E006001828ULL
16 #define CN93_CONFIG_XPANSION_BAR 0x38
17 #define CN93_CONFIG_PCIE_CAP 0x70
18 #define CN93_CONFIG_PCIE_DEVCAP 0x74
19 #define CN93_CONFIG_PCIE_DEVCTL 0x78
20 #define CN93_CONFIG_PCIE_LINKCAP 0x7C
21 #define CN93_CONFIG_PCIE_LINKCTL 0x80
22 #define CN93_CONFIG_PCIE_SLOTCAP 0x84
[all …]
/openbmc/linux/drivers/crypto/marvell/octeontx2/
H A Dotx2_cpt_hw_types.h11 #define OTX2_CPT_PCI_PF_DEVICE_ID 0xA0FD
12 #define OTX2_CPT_PCI_VF_DEVICE_ID 0xA0FE
13 #define CN10K_CPT_PCI_PF_DEVICE_ID 0xA0F2
14 #define CN10K_CPT_PCI_VF_DEVICE_ID 0xA0F3
29 #define OTX2_CPT_VF_INTR_MBOX_MASK BIT(0)
30 #define CN10K_CPT_VF_MBOX_REGION (0xC0000)
36 #define OTX2_CPT_PF_CONSTANTS (0x0)
37 #define OTX2_CPT_PF_RESET (0x100)
38 #define OTX2_CPT_PF_DIAG (0x120)
39 #define OTX2_CPT_PF_BIST_STATUS (0x160)
[all …]
/openbmc/u-boot/arch/powerpc/cpu/mpc8xxx/
H A Dsrio.c14 #define SRIO_PORT_ACCEPT_ALL 0x10000001
15 #define SRIO_IB_ATMU_AR 0x80f55000
16 #define SRIO_OB_ATMU_AR_MAINT 0x80077000
17 #define SRIO_OB_ATMU_AR_RW 0x80045000
18 #define SRIO_LCSBA1CSR_OFFSET 0x5c
19 #define SRIO_MAINT_WIN_SIZE 0x1000000 /* 16M */
20 #define SRIO_RW_WIN_SIZE 0x100000 /* 1M */
21 #define SRIO_LCSBA1CSR 0x60000000
62 * on lane 0, 4x to 1x on lane R (redundant lane).
83 >> (12 - port * 4)) & 0x3; in srio_erratum_a004034()
[all …]
/openbmc/linux/drivers/scsi/qla4xxx/
H A Dql4_nx.h13 #define PHAN_INITIALIZE_FAILED 0xffff
14 #define PHAN_INITIALIZE_COMPLETE 0xff01
17 #define PHAN_INITIALIZE_ACK 0xf00f
18 #define PHAN_PEG_RCV_INITIALIZED 0xff01
21 #define QLA82XX_CRB_BASE (QLA82XX_CAM_RAM(0x200))
23 #define CRB_CMDPEG_STATE QLA82XX_REG(0x50)
24 #define CRB_RCVPEG_STATE QLA82XX_REG(0x13c)
25 #define CRB_DMA_SHIFT QLA82XX_REG(0xcc)
26 #define CRB_TEMP_STATE QLA82XX_REG(0x1b4)
31 #define qla82xx_get_temp_state(x) ((x) & 0xffff)
[all …]

123