Home
last modified time | relevance | path

Searched defs:UVD_VCPU_CNTL__IRQ_ERR_MASK (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_0_sh_mask.h774 #define UVD_VCPU_CNTL__IRQ_ERR_MASK 0x0000000fL macro
H A Duvd_4_2_sh_mask.h535 #define UVD_VCPU_CNTL__IRQ_ERR_MASK 0xf macro
H A Duvd_3_1_sh_mask.h531 #define UVD_VCPU_CNTL__IRQ_ERR_MASK 0xf macro
H A Duvd_6_0_sh_mask.h569 #define UVD_VCPU_CNTL__IRQ_ERR_MASK 0xf macro
H A Duvd_5_0_sh_mask.h567 #define UVD_VCPU_CNTL__IRQ_ERR_MASK 0xf macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_5_sh_mask.h2754 #define UVD_VCPU_CNTL__IRQ_ERR_MASK … macro
H A Dvcn_2_0_0_sh_mask.h2754 #define UVD_VCPU_CNTL__IRQ_ERR_MASK … macro
H A Dvcn_2_6_0_sh_mask.h107 #define UVD_VCPU_CNTL__IRQ_ERR_MASK … macro
H A Dvcn_3_0_0_sh_mask.h3813 #define UVD_VCPU_CNTL__IRQ_ERR_MASK … macro
H A Dvcn_4_0_0_sh_mask.h4061 #define UVD_VCPU_CNTL__IRQ_ERR_MASK … macro
H A Dvcn_4_0_3_sh_mask.h4098 #define UVD_VCPU_CNTL__IRQ_ERR_MASK … macro