Home
last modified time | relevance | path

Searched defs:UVD_CGC_CTRL__MPC_MODE_MASK (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h458 #define UVD_CGC_CTRL__MPC_MODE_MASK macro
H A Duvd_4_0_sh_mask.h48 #define UVD_CGC_CTRL__MPC_MODE_MASK 0x02000000L macro
H A Duvd_4_2_sh_mask.h255 #define UVD_CGC_CTRL__MPC_MODE_MASK 0x2000000 macro
H A Duvd_3_1_sh_mask.h255 #define UVD_CGC_CTRL__MPC_MODE_MASK 0x2000000 macro
H A Duvd_6_0_sh_mask.h279 #define UVD_CGC_CTRL__MPC_MODE_MASK 0x2000000 macro
H A Duvd_5_0_sh_mask.h277 #define UVD_CGC_CTRL__MPC_MODE_MASK 0x2000000 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h951 #define UVD_CGC_CTRL__MPC_MODE_MASK macro
H A Dvcn_2_5_sh_mask.h2019 #define UVD_CGC_CTRL__MPC_MODE_MASK macro
H A Dvcn_2_0_0_sh_mask.h1970 #define UVD_CGC_CTRL__MPC_MODE_MASK macro
H A Dvcn_2_6_0_sh_mask.h3690 #define UVD_CGC_CTRL__MPC_MODE_MASK macro
H A Dvcn_3_0_0_sh_mask.h2749 #define UVD_CGC_CTRL__MPC_MODE_MASK macro
H A Dvcn_4_0_0_sh_mask.h127 #define UVD_CGC_CTRL__MPC_MODE_MASK macro
H A Dvcn_4_0_3_sh_mask.h127 #define UVD_CGC_CTRL__MPC_MODE_MASK macro