Home
last modified time | relevance | path

Searched refs:tcg_gen_add_i32 (Results 1 – 20 of 20) sorted by relevance

/openbmc/qemu/target/sh4/
H A Dtranslate.c629 tcg_gen_add_i32(addr, REG(B11_8), REG(0)); in _decode_opc()
636 tcg_gen_add_i32(addr, REG(B11_8), REG(0)); in _decode_opc()
644 tcg_gen_add_i32(addr, REG(B11_8), REG(0)); in _decode_opc()
652 tcg_gen_add_i32(addr, REG(B7_4), REG(0)); in _decode_opc()
659 tcg_gen_add_i32(addr, REG(B7_4), REG(0)); in _decode_opc()
667 tcg_gen_add_i32(addr, REG(B7_4), REG(0)); in _decode_opc()
693 tcg_gen_add_i32(REG(B11_8), REG(B11_8), REG(B7_4)); in _decode_opc()
714 tcg_gen_add_i32(result, Rm, Rn); in _decode_opc()
1032 tcg_gen_add_i32(addr, REG(B7_4), REG(0)); in _decode_opc()
1048 tcg_gen_add_i32(addr, REG(B11_8), REG(0)); in _decode_opc()
[all …]
/openbmc/qemu/include/tcg/
H A Dtcg-op-gvec.h37 #define tcg_gen_vec_add32_tl tcg_gen_add_i32
H A Dtcg-op.h297 #define tcg_gen_add_tl tcg_gen_add_i32
H A Dtcg-op-common.h171 void tcg_gen_add_i32(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2);
/openbmc/qemu/target/arm/tcg/
H A Dgengvec.c125 tcg_gen_add_i32(d, d, a); in gen_ssra32_i32()
201 tcg_gen_add_i32(d, d, a); in gen_usra32_i32()
304 tcg_gen_add_i32(d, d, t); in gen_srshr32_i32()
395 tcg_gen_add_i32(d, d, t); in gen_srsra32_i32()
498 tcg_gen_add_i32(d, d, t); in gen_urshr32_i32()
600 tcg_gen_add_i32(d, d, t); in gen_ursra32_i32()
870 tcg_gen_add_i32(d, d, a); in gen_mla32_i32()
1762 tcg_gen_add_i32(d, d, t); in gen_saba_i32()
1818 tcg_gen_add_i32(d, d, t); in gen_uaba_i32()
1962 tcg_gen_add_i32(d, a, b); in gen_shadd_i32()
[all …]
H A Dtranslate.c453 tcg_gen_add_i32(t0, t0, t1); in gen_add16()
467 tcg_gen_add_i32(dest, t0, t1); in gen_add_carry()
468 tcg_gen_add_i32(dest, dest, cpu_CF); in gen_add_carry()
475 tcg_gen_add_i32(dest, dest, cpu_CF); in gen_sub_carry()
3872 DO_ANY3(ADD, a->s ? gen_add_CC : tcg_gen_add_i32, false, in DO_CMP2()
4227 tcg_gen_add_i32(t1, t1, t2); in op_mla()
4935 tcg_gen_add_i32(addr, addr, ofs); in op_addr_rr_pre()
4950 tcg_gen_add_i32(addr, addr, ofs); in op_addr_rr_post()
5620 tcg_gen_add_i32(t1, t1, t2); in trans_USADA8()
5911 return op_xta(s, a, tcg_gen_ext8s_i32, tcg_gen_add_i32); in trans_SXTAB()
[all …]
H A Dtranslate-neon.c460 tcg_gen_add_i32(base, base, index); in gen_neon_ldst_base_update()
2087 tcg_gen_add_i32, in trans_VMLA_2sc()
H A Dtranslate-a64.c4818 tcg_gen_add_i32(tcg_res, tcg_res, tcg_op2); in TRANS_FEAT()
4819 tcg_gen_add_i32(tcg_res, tcg_res, tcg_op3); in TRANS_FEAT()
/openbmc/qemu/target/m68k/
H A Dtranslate.c460 tcg_gen_add_i32(tmp, add, base); in gen_lea_indexed()
479 tcg_gen_add_i32(tmp, add, base); in gen_lea_indexed()
504 tcg_gen_add_i32(tmp, add, base); in gen_lea_indexed()
563 tcg_gen_add_i32(t0, QREG_CC_N, QREG_CC_V); in gen_flush_flags()
1620 tcg_gen_add_i32(t1, t0, dest); in bcd_add()
1621 tcg_gen_add_i32(t1, t1, QREG_CC_X); in bcd_add()
1648 tcg_gen_add_i32(dest, t0, t0); in bcd_add()
1649 tcg_gen_add_i32(dest, dest, t0); in bcd_add()
1676 tcg_gen_add_i32(t1, t0, dest); in bcd_sub()
1703 tcg_gen_add_i32(t0, t2, t2); in bcd_sub()
[all …]
/openbmc/qemu/target/microblaze/
H A Dtranslate.c322 tcg_gen_add_i32(out, ina, inb); in gen_addkc()
323 tcg_gen_add_i32(out, out, cpu_msr_c); in gen_addkc()
328 DO_TYPEA(addk, false, tcg_gen_add_i32) in DO_TYPEA()
565 tcg_gen_add_i32(out, inb, nota); in gen_rsubkc()
566 tcg_gen_add_i32(out, out, cpu_msr_c); in gen_rsubkc()
632 tcg_gen_add_i32(tmp, cpu_R[ra], cpu_R[rb]); in DO_TYPEA()
/openbmc/qemu/target/hexagon/idef-parser/
H A DREADME.rst32 tcg_gen_add_i32(tmp_0, RsV, RtV);
91 tcg_gen_add_i32(tmp_0, RsV, RtV);
518 tcg_gen_add_i32(tmp_0, RsV, RsV);
522 Here the bug, albeit hard to spot, is in ``tcg_gen_add_i32(tmp_0, RsV, RsV);``
694 tcg_gen_add_i32(tmp_0, RsV, RtV);
/openbmc/qemu/target/loongarch/tcg/insn_trans/
H A Dtrans_vec.c.inc534 tcg_gen_add_i32(t, t1, t2);
601 tcg_gen_add_i32(t, t1, t2);
867 tcg_gen_add_i32(t, t1, t2);
950 tcg_gen_add_i32(t, t1, t2);
1199 tcg_gen_add_i32(t, t1, t2);
1283 tcg_gen_add_i32(t, t1, t2);
2571 tcg_gen_add_i32(t, t, t1);
2734 tcg_gen_add_i32(t, t, t1);
2869 tcg_gen_add_i32(t, t, t1);
2942 tcg_gen_add_i32(t, t, t1);
[all …]
/openbmc/qemu/tcg/
H A Dtcg-op.c350 void tcg_gen_add_i32(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2) in tcg_gen_add_i32() function
361 tcg_gen_add_i32(ret, arg1, tcg_constant_i32(arg2)); in tcg_gen_addi_i32()
1719 tcg_gen_add_i32(TCGV_HIGH(t0), TCGV_HIGH(t0), t1); in tcg_gen_mul_i64()
1721 tcg_gen_add_i32(TCGV_HIGH(t0), TCGV_HIGH(t0), t1); in tcg_gen_mul_i64()
2547 tcg_gen_add_i32(TCGV_LOW(ret), TCGV_LOW(ret), TCGV_HIGH(ret)); in tcg_gen_ctpop_i64()
H A Dtcg-op-gvec.c1888 tcg_gen_add_i32(d, t1, t2); in tcg_gen_vec_add8_i32()
1909 tcg_gen_add_i32(t2, a, b); in tcg_gen_vec_add16_i32()
1910 tcg_gen_add_i32(t1, t1, b); in tcg_gen_vec_add16_i32()
1947 { .fni4 = tcg_gen_add_i32, in tcg_gen_gvec_add()
1978 { .fni4 = tcg_gen_add_i32, in tcg_gen_gvec_adds()
2267 tcg_gen_add_i32(d, a, b); in tcg_gen_usadd_i32()
/openbmc/qemu/target/xtensa/
H A Dtranslate.c1314 tcg_gen_add_i32(arg[0].out, arg[1].in, arg[2].in); in translate_add()
1328 tcg_gen_add_i32(arg[0].out, tmp, arg[2].in); in translate_addx()
1342 tcg_gen_add_i32(tmp, tmp, mask); in translate_all()
6454 tcg_gen_add_i32(addr, arg[1].in, arg[2].in); in translate_ldstx()
6949 tcg_gen_add_i32(addr, arg[1].in, arg[2].in); in translate_ldstx_d()
6963 tcg_gen_add_i32(arg[1].out, arg[1].in, arg[2].in); in translate_ldstx_d()
6977 tcg_gen_add_i32(addr, arg[1].in, arg[2].in); in translate_ldstx_s()
6995 tcg_gen_add_i32(arg[1].out, arg[1].in, arg[2].in); in translate_ldstx_s()
/openbmc/qemu/target/s390x/tcg/
H A Dtranslate_vx.c.inc1335 tcg_gen_add_i32(t, a, b);
1762 tcg_gen_add_i32(d, t0, c);
2472 tcg_gen_add_i32(sum, sum, tmp);
/openbmc/qemu/target/sparc/
H A Dtranslate.c769 tcg_gen_add_i32(u, u, v); in gen_op_fpadds16s()
802 tcg_gen_add_i32(r, src1, src2); in gen_op_fpadds32s()
2767 tcg_gen_add_i32(trap, trap, t2); in do_tcc()
5024 TRANS(FPADD32s, VIS1, do_fff, a, tcg_gen_add_i32) in TRANS()
/openbmc/qemu/target/mips/tcg/
H A Dmxu_translate.c3473 tcg_gen_add_i32(t2, t0, t1); in gen_mxu_d32add()
3486 tcg_gen_add_i32(t2, t0, t1); in gen_mxu_d32add()
/openbmc/qemu/target/ppc/translate/
H A Dspe-impl.c.inc223 GEN_SPEOP_ARITH2(evaddw, tcg_gen_add_i32);
/openbmc/qemu/target/rx/
H A Dtranslate.c186 tcg_gen_add_i32(mem, mem, cpu_regs[rb]); in rx_gen_regindex()