Home
last modified time | relevance | path

Searched refs:latch (Results 1 – 25 of 56) sorted by relevance

123

/openbmc/qemu/hw/misc/
H A Dmos6522.c164 counter = (d - (ti->counter_value + 1)) % (ti->latch + 2); in get_counter()
165 counter = (ti->latch - counter) & 0xffff; in get_counter()
203 counter = (d - (ti->counter_value + 1)) % (ti->latch + 2); in get_next_irq_time()
204 counter = (ti->latch - counter) & 0xffff; in get_next_irq_time()
209 next_time = d + ti->latch + 1; in get_next_irq_time()
211 next_time = d + ti->latch + 2; in get_next_irq_time()
215 trace_mos6522_get_next_irq_time(ti->latch, d, next_time - d); in get_next_irq_time()
349 val = s->timers[0].latch & 0xff; in mos6522_read()
353 val = (s->timers[0].latch >> 8) & 0xff; in mos6522_read()
433 s->timers[0].latch = (s->timers[0].latch & 0xff00) | val; in mos6522_write()
[all …]
/openbmc/linux/Documentation/driver-api/surface_aggregator/clients/
H A Ddtx.rst58 The latch mechanism has two major states: *open* and *closed*. In the
62 The latch can additionally be locked and, correspondingly, unlocked, which
66 documentation for the detachment procedure below. By default, the latch is
82 instructions/commands. In case the latch is unlocked, the led will flash
83 green. If the latch has been locked, the led will be solid red
93 - If the latch is unlocked, the EC will open the latch and the clipboard
98 - If the latch is locked, the EC will *not* open the latch, meaning the
111 latch, after which the user can separate clipboard and base.
113 As this changes the latch state, a *latch-status* event
114 (``SDTX_EVENT_LATCH_STATUS``) will be sent once the latch has been opened
[all …]
/openbmc/linux/drivers/clk/ti/
H A Dmux.c81 ti_clk_latch(&mux->reg, mux->latch); in ti_clk_mux_set_parent()
125 s8 latch, u8 clk_mux_flags, u32 *table) in _register_mux() argument
146 mux->latch = latch; in _register_mux()
175 s32 latch = -EINVAL; in of_mux_clk_setup() local
194 of_property_read_u32(node, "ti,latch-bit", &latch); in of_mux_clk_setup()
211 flags, &reg, shift, mask, latch, clk_mux_flags, in of_mux_clk_setup()
235 mux->latch = -EINVAL; in ti_clk_build_component_mux()
H A Dclk.c338 u32 latch; in ti_clk_latch() local
343 latch = 1 << shift; in ti_clk_latch()
345 ti_clk_ll_ops->clk_rmw(latch, latch, reg); in ti_clk_latch()
346 ti_clk_ll_ops->clk_rmw(0, latch, reg); in ti_clk_latch()
H A Dclock.h16 s8 latch; member
32 s8 latch; member
H A Ddivider.c261 ti_clk_latch(&divider->reg, divider->latch); in ti_clk_divider_set_rate()
486 div->latch = val; in ti_clk_divider_populate()
488 div->latch = -EINVAL; in ti_clk_divider_populate()
/openbmc/qemu/hw/xen/
H A Dxen_pt_msi.c29 #define latch(fld) latch[PCI_MSIX_ENTRY_##fld / sizeof(uint32_t)] macro
349 entry->addr = entry->latch(LOWER_ADDR) | in xen_pt_msix_update_one()
350 ((uint64_t)entry->latch(UPPER_ADDR) << 32); in xen_pt_msix_update_one()
351 entry->data = entry->latch(DATA); in xen_pt_msix_update_one()
380 xen_pt_msix_update_one(s, i, msix->msix_entry[i].latch(VECTOR_CTRL)); in xen_pt_msix_update()
429 assert(!(offset % sizeof(*e->latch))); in get_entry_value()
430 return e->latch[offset / sizeof(*e->latch)]; in get_entry_value()
435 assert(!(offset % sizeof(*e->latch))); in set_entry_value()
436 e->latch[offset / sizeof(*e->latch)] = val; in set_entry_value()
/openbmc/qemu/hw/block/
H A Dswim.c284 uint8_t latch, reg, ism_bit; in iwmctrl_write() local
289 latch = (addr >> 1) & 7; in iwmctrl_write()
291 swimctrl->iwm_latches |= (1 << latch); in iwmctrl_write()
293 swimctrl->iwm_latches &= ~(1 << latch); in iwmctrl_write()
348 uint8_t latch, reg, value; in iwmctrl_read() local
353 latch = (addr >> 1) & 7; in iwmctrl_read()
355 swimctrl->iwm_latches |= (1 << latch); in iwmctrl_read()
357 swimctrl->iwm_latches &= ~(1 << latch); in iwmctrl_read()
/openbmc/linux/drivers/gpio/
H A Dgpio-latch.c78 int latch = offset / priv->n_latched_gpios; in gpio_latch_set_unlocked() local
85 test_bit(latch * priv->n_latched_gpios + i, priv->shadow)); in gpio_latch_set_unlocked()
88 set(priv->clk_gpios->desc[latch], 1); in gpio_latch_set_unlocked()
90 set(priv->clk_gpios->desc[latch], 0); in gpio_latch_set_unlocked()
/openbmc/linux/drivers/pcmcia/
H A Dtcic.c532 u_char latch, sstat; in tcic_interrupt() local
550 latch = sstat ^ socket_table[psock].last_sstat; in tcic_interrupt()
556 if (latch == 0) in tcic_interrupt()
558 events = (latch & TCIC_SSTAT_CD) ? SS_DETECT : 0; in tcic_interrupt()
559 events |= (latch & TCIC_SSTAT_WP) ? SS_WRPROT : 0; in tcic_interrupt()
561 events |= (latch & TCIC_SSTAT_LBAT1) ? SS_STSCHG : 0; in tcic_interrupt()
563 events |= (latch & TCIC_SSTAT_RDY) ? SS_READY : 0; in tcic_interrupt()
564 events |= (latch & TCIC_SSTAT_LBAT1) ? SS_BATDEAD : 0; in tcic_interrupt()
565 events |= (latch & TCIC_SSTAT_LBAT2) ? SS_BATWARN : 0; in tcic_interrupt()
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Darmada3700-xtal-clock.txt4 reading the gpio latch register.
7 of the GPIO block where the gpio latch is located.
/openbmc/linux/drivers/clocksource/
H A Dtimer-ixp4xx.c48 u32 latch; member
138 val = tmr->latch & ~IXP4XX_OST_RELOAD_MASK; in ixp4xx_set_periodic()
180 tmr->latch = DIV_ROUND_CLOSEST(timer_freq, in ixp4xx_timer_register()
/openbmc/skeleton/libopenbmc_intf/
H A Dgpio_configs.c56 const cJSON* latch = cJSON_GetObjectItem(power_config, "latch_out"); in read_power_gpios() local
57 if (latch != NULL) in read_power_gpios()
59 gpios->power_gpio.latch_out.name = g_strdup(latch->valuestring); in read_power_gpios()
/openbmc/linux/kernel/time/
H A Dclockevents.c32 static u64 cev_delta2ns(unsigned long latch, struct clock_event_device *evt, in cev_delta2ns() argument
35 u64 clc = (u64) latch << evt->shift; in cev_delta2ns()
46 if ((clc >> evt->shift) != (u64)latch) in cev_delta2ns()
85 u64 clockevent_delta2ns(unsigned long latch, struct clock_event_device *evt) in clockevent_delta2ns() argument
87 return cev_delta2ns(latch, evt, false); in clockevent_delta2ns()
/openbmc/linux/arch/x86/kernel/
H A Dtsc.c425 static unsigned long pit_calibrate_tsc(u32 latch, unsigned long ms, int loopmin) in pit_calibrate_tsc() argument
454 outb(latch & 0xff, 0x42); in pit_calibrate_tsc()
455 outb(latch >> 8, 0x42); in pit_calibrate_tsc()
757 unsigned long flags, latch, ms; in pit_hpet_ptimer_calibrate_cpu() local
786 latch = CAL_LATCH; in pit_hpet_ptimer_calibrate_cpu()
801 tsc_pit_khz = pit_calibrate_tsc(latch, ms, loopmin); in pit_hpet_ptimer_calibrate_cpu()
847 latch = CAL2_LATCH; in pit_hpet_ptimer_calibrate_cpu()
/openbmc/linux/Documentation/devicetree/bindings/mtd/
H A Dfsl-upm-nand.txt6 - fsl,upm-addr-offset : UPM pattern offset for the address latch.
7 - fsl,upm-cmd-offset : UPM pattern offset for the command latch.
/openbmc/linux/arch/arm/boot/dts/ti/omap/
H A Ddra76x.dtsi94 ti,latch-bit = <26>;
105 ti,latch-bit = <26>;
/openbmc/linux/Documentation/devicetree/bindings/clock/ti/
H A Dmux.txt52 - ti,latch-bit : latch the mux value to HW, only needed if the register
H A Ddivider.txt78 - ti,latch-bit : latch the divider value to HW, only needed if the register
/openbmc/linux/drivers/platform/surface/
H A Dsurface_dtx.c319 u8 latch; in sdtx_ioctl_get_latch_status() local
324 status = ssam_retry(ssam_bas_get_latch_status, ddev->ctrl, &latch); in sdtx_ioctl_get_latch_status()
328 return put_user(sdtx_translate_latch_status(ddev, latch), buf); in sdtx_ioctl_get_latch_status()
879 u8 mode, latch; in sdtx_device_state_workfn() local
907 status = ssam_retry(ssam_bas_get_latch_status, ddev->ctrl, &latch); in sdtx_device_state_workfn()
930 __sdtx_device_state_update_latch(ddev, latch); in sdtx_device_state_workfn()
/openbmc/linux/Documentation/hwmon/
H A Dadm9240.rst178 a 20 ms active low pulse to reset an external Chassis Intrusion latch.
180 Clear the CI latch by writing value 0 to the sysfs intrusion0_alarm file.
200 that alarm bits may be cleared on read, user-space may latch alarms and
/openbmc/linux/include/linux/
H A Dclockchips.h182 extern u64 clockevent_delta2ns(unsigned long latch, struct clock_event_device *evt);
/openbmc/qemu/include/hw/misc/
H A Dmos6522.h106 uint16_t latch; member
/openbmc/linux/Documentation/virt/kvm/devices/
H A Darm-vgic-v3.rst149 here is that of the latch which is set by ISPENDR and cleared by ICPENDR or
151 ISPENDR is the logical OR of the latch value and the input line level.
153 Raw access to the latch state is provided to userspace so that it can save
155 combination of the current input line level and the latch state, and cannot
/openbmc/qemu/hw/display/
H A Dvga.c852 s->latch = ((uint32_t *)s->vram_ptr)[addr]; in vga_mem_readb()
855 ret = GET_PLANE(s->latch, plane); in vga_mem_readb()
858 ret = (s->latch ^ mask16[s->gr[VGA_GFX_COMPARE_VALUE]]) & in vga_mem_readb()
974 val = s->latch; in vga_mem_writeb()
999 val &= s->latch; in vga_mem_writeb()
1003 val |= s->latch; in vga_mem_writeb()
1007 val ^= s->latch; in vga_mem_writeb()
1014 val = (val & bit_mask) | (s->latch & ~bit_mask); in vga_mem_writeb()
2139 VMSTATE_UINT32(latch, VGACommonState),

123