Home
last modified time | relevance | path

Searched refs:altera (Results 1 – 25 of 74) sorted by relevance

123

/openbmc/linux/drivers/misc/altera-stapl/
H A DMakefile2 altera-stapl-y = altera-jtag.o altera-comp.o altera.o
3 altera-stapl-$(CONFIG_HAS_IOPORT) += altera-lpt.o
5 obj-$(CONFIG_ALTERA_STAPL) += altera-stapl.o
/openbmc/linux/drivers/fpga/
H A DMakefile10 obj-$(CONFIG_FPGA_MGR_ALTERA_CVP) += altera-cvp.o
11 obj-$(CONFIG_FPGA_MGR_ALTERA_PS_SPI) += altera-ps-spi.o
25 obj-$(CONFIG_ALTERA_PR_IP_CORE) += altera-pr-ip-core.o
26 obj-$(CONFIG_ALTERA_PR_IP_CORE_PLAT) += altera-pr-ip-core-plat.o
33 obj-$(CONFIG_SOCFPGA_FPGA_BRIDGE) += altera-hps2fpga.o altera-fpga2sdram.o
34 obj-$(CONFIG_ALTERA_FREEZE_BRIDGE) += altera-freeze-bridge.o
/openbmc/u-boot/board/altera/arria5-socdk/
H A DMAINTAINERS3 M: Chin-Liang See <clsee@altera.com>
5 F: board/altera/arria5-socdk/
/openbmc/u-boot/board/altera/arria10-socdk/
H A DMAINTAINERS3 M: Chin-Liang See <clsee@altera.com>
5 F: board/altera/arria10-socdk/
H A DKconfig10 default "altera"
/openbmc/linux/Documentation/ABI/testing/
H A Dsysfs-driver-altera-cvp1 What: /sys/bus/pci/drivers/altera-cvp/chkcfg
7 error checking in altera-cvp driver is turned on or
H A Dsysfs-class-fpga-bridge4 Contact: Alan Tull <atull@opensource.altera.com>
10 Contact: Alan Tull <atull@opensource.altera.com>
H A Dsysfs-class-fpga-manager4 Contact: Alan Tull <atull@opensource.altera.com>
10 Contact: Alan Tull <atull@opensource.altera.com>
/openbmc/u-boot/board/altera/cyclone5-socdk/
H A DMAINTAINERS3 M: Chin-Liang See <clsee@altera.com>
5 F: board/altera/cyclone5-socdk/
/openbmc/u-boot/arch/arm/mach-socfpga/
H A DKconfig115 default "altera" if TARGET_SOCFPGA_ARRIA5_SOCDK
116 default "altera" if TARGET_SOCFPGA_ARRIA10_SOCDK
117 default "altera" if TARGET_SOCFPGA_CYCLONE5_SOCDK
118 default "altera" if TARGET_SOCFPGA_STRATIX10_SOCDK
H A Dclock_manager_gen5.c150 writel(cfg->altera_grp_mpuclk, &clock_manager_base->altera.mpuclk); in cm_basic_init()
365 reg = readl(&clock_manager_base->altera.mpuclk); in cm_get_mpu_clk_hz()
416 reg = readl(&clock_manager_base->altera.mainclk); in cm_get_l4_sp_clk_hz()
/openbmc/linux/drivers/pci/controller/
H A DMakefile28 obj-$(CONFIG_PCIE_ALTERA) += pcie-altera.o
29 obj-$(CONFIG_PCIE_ALTERA_MSI) += pcie-altera-msi.o
/openbmc/u-boot/drivers/ddr/
H A DKconfig1 source "drivers/ddr/altera/Kconfig"
/openbmc/u-boot/board/altera/stratix10-socdk/
H A DMAINTAINERS5 F: board/altera/stratix10-socdk/
/openbmc/linux/arch/arm/boot/dts/intel/socfpga/
H A Dsocfpga_arria10_socdk_sdmmc.dts3 * Copyright (C) 2014-2015 Altera Corporation <www.altera.com>
H A Dsocfpga_cyclone5.dtsi3 * Copyright (C) 2012 Altera Corporation <www.altera.com>
H A Dsocfpga_arria5.dtsi3 * Copyright (C) 2013 Altera Corporation <www.altera.com>
H A Dsocfpga_vt.dts3 * Copyright (C) 2013 Altera Corporation <www.altera.com>
/openbmc/u-boot/arch/arm/dts/
H A Dsocfpga_cyclone5.dtsi3 * Copyright (C) 2012 Altera Corporation <www.altera.com>
H A Dsocfpga_arria5.dtsi3 * Copyright (C) 2013 Altera Corporation <www.altera.com>
H A Dsocfpga_arria5_socdk-u-boot.dtsi5 * Copyright (C) 2013 Altera Corporation <www.altera.com>
/openbmc/u-boot/drivers/fpga/
H A DMakefile15 obj-y += altera.o
/openbmc/linux/arch/arm64/boot/dts/
H A DMakefile4 subdir-y += altera
/openbmc/linux/drivers/media/pci/cx23885/
H A DMakefile9 obj-$(CONFIG_MEDIA_ALTERA_CI) += altera-ci.o
/openbmc/openbmc/poky/documentation/brief-yoctoprojectqs/
H A Dindex.rst315 `meta-altera <https://github.com/kraj/meta-altera>`__ hardware layer.
324 $ git clone https://github.com/kraj/meta-altera.git
325 Cloning into 'meta-altera'...
335 host as ``meta-altera`` and contains all the metadata needed to
349 https://github.com/kraj/meta-altera/blob/master/conf/machine/cyclone5.conf.
366 $ bitbake-layers add-layer ../meta-altera
377 Completing these steps has added the ``meta-altera`` layer to your Yocto

123