Home
last modified time | relevance | path

Searched refs:XCHAL_NUM_INTLEVELS (Results 1 – 25 of 26) sorted by relevance

12

/openbmc/qemu/tests/tcg/xtensa/
H A Dvectors.S44 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 2
47 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 3
50 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 4
53 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 5
56 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 6
59 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 7
H A Dlinker.ld.S54 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 2
60 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 3
66 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 4
72 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 5
78 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 6
84 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI >= 7
H A Dtest_sr.S115 #if XCHAL_NUM_INTLEVELS > 1
126 #if XCHAL_NUM_INTLEVELS > 1
/openbmc/qemu/target/xtensa/
H A Doverlay_tool.h243 #define XCHAL_NMILEVEL (XCHAL_NUM_INTLEVELS + 1)
334 .nlevel = XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI, \
551 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 2
554 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 3
557 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 4
560 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 5
563 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 6
566 #if XCHAL_NUM_INTLEVELS + XCHAL_HAVE_NMI + 1 <= 7
/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h184 #define XCHAL_NUM_INTLEVELS 4 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h186 #define XCHAL_NUM_INTLEVELS 4 /* number of interrupt levels macro
/openbmc/linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
H A Dcore.h204 #define XCHAL_NUM_INTLEVELS 2 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h257 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h270 #define XCHAL_NUM_INTLEVELS 2 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h190 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h191 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h263 #define XCHAL_NUM_INTLEVELS 2 /* number of interrupt levels macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h189 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h238 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h217 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h239 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h263 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h324 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h305 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h305 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h302 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h306 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h335 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h356 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h416 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro

12