Home
last modified time | relevance | path

Searched refs:RISCVHartArrayState (Results 1 – 11 of 11) sorted by relevance

/openbmc/qemu/hw/riscv/
H A Driscv_hart.c31 DEFINE_PROP_UINT32("num-harts", RISCVHartArrayState, num_harts, 1),
32 DEFINE_PROP_UINT32("hartid-base", RISCVHartArrayState, hartid_base, 0),
33 DEFINE_PROP_STRING("cpu-type", RISCVHartArrayState, cpu_type),
34 DEFINE_PROP_UINT64("resetvec", RISCVHartArrayState, resetvec,
45 static bool riscv_hart_realize(RISCVHartArrayState *s, int idx, in riscv_hart_realize()
57 RISCVHartArrayState *s = RISCV_HART_ARRAY(dev); in riscv_harts_realize()
80 .instance_size = sizeof(RISCVHartArrayState),
H A Dboot.c37 bool riscv_is_32bit(RISCVHartArrayState *harts) in riscv_is_32bit()
70 target_ulong riscv_calc_kernel_start_addr(RISCVHartArrayState *harts, in riscv_calc_kernel_start_addr()
79 const char *riscv_default_firmware_name(RISCVHartArrayState *harts) in riscv_default_firmware_name()
219 RISCVHartArrayState *harts, in riscv_load_kernel()
347 RISCVHartArrayState *harts, in riscv_rom_copy_firmware_info()
392 void riscv_setup_rom_reset_vec(MachineState *machine, RISCVHartArrayState *harts, in riscv_setup_rom_reset_vec()
/openbmc/qemu/include/hw/riscv/
H A Dboot.h30 bool riscv_is_32bit(RISCVHartArrayState *harts);
34 target_ulong riscv_calc_kernel_start_addr(RISCVHartArrayState *harts,
40 const char *riscv_default_firmware_name(RISCVHartArrayState *harts);
47 RISCVHartArrayState *harts,
54 void riscv_setup_rom_reset_vec(MachineState *machine, RISCVHartArrayState *harts,
60 RISCVHartArrayState *harts,
H A Driscv_hart.h30 OBJECT_DECLARE_SIMPLE_TYPE(RISCVHartArrayState, RISCV_HART_ARRAY)
32 struct RISCVHartArrayState { struct
H A Dsifive_u.h45 RISCVHartArrayState e_cpus;
46 RISCVHartArrayState u_cpus;
H A Dmicrochip_pfsoc.h43 RISCVHartArrayState e_cpus;
44 RISCVHartArrayState u_cpus;
H A Dspike.h39 RISCVHartArrayState soc[SPIKE_SOCKETS_MAX];
H A Dshakti_c.h35 RISCVHartArrayState cpus;
H A Dsifive_e.h37 RISCVHartArrayState cpus;
H A Dopentitan.h44 RISCVHartArrayState cpus;
H A Dvirt.h51 RISCVHartArrayState soc[VIRT_SOCKETS_MAX];