Home
last modified time | relevance | path

Searched refs:PPC_BITMASK32 (Results 1 – 9 of 9) sorted by relevance

/openbmc/qemu/include/hw/ppc/
H A Dxive2_regs.h25 #define TM2_QW0W2_LOGIC_SERV PPC_BITMASK32(4, 31)
28 #define TM2_QW1W2_OS_CAM PPC_BITMASK32(4, 31)
31 #define TM2_QW2W2_POOL_CAM PPC_BITMASK32(4, 31)
73 #define END2_W0_AEC_SIZE PPC_BITMASK32(18, 19)
74 #define END2_W0_AEG_SIZE PPC_BITMASK32(20, 23)
75 #define END2_W0_EQ_VG_PREDICT PPC_BITMASK32(24, 31) /* Owned by HW */
77 #define END2_W1_ESn PPC_BITMASK32(0, 1)
80 #define END2_W1_ESe PPC_BITMASK32(2, 3)
85 #define END2_W1_PAGE_OFF PPC_BITMASK32(10, 31)
87 #define END2_W2_RESERVED PPC_BITMASK32(4, 7)
[all …]
H A Dxive_regs.h95 #define TM_QW0W2_LOGIC_SERV PPC_BITMASK32(1, 31) /* XX 2,31 ? */
97 #define TM_QW1W2_OS_CAM PPC_BITMASK32(8, 31)
99 #define TM_QW2W2_POOL_CAM PPC_BITMASK32(8, 31)
222 #define END_W0_QSIZE PPC_BITMASK32(12, 15)
227 #define END_W0_HWDEP PPC_BITMASK32(24, 31)
229 #define END_W1_ESn PPC_BITMASK32(0, 1)
232 #define END_W1_ESe PPC_BITMASK32(2, 3)
236 #define END_W1_PAGE_OFF PPC_BITMASK32(10, 31)
238 #define END_W2_MIGRATION_REG PPC_BITMASK32(0, 3)
239 #define END_W2_OP_DESC_HI PPC_BITMASK32(4, 31)
[all …]
/openbmc/linux/arch/powerpc/include/asm/
H A Dxive-regs.h81 #define TM_QW0W2_LOGIC_SERV PPC_BITMASK32(1,31) // XX 2,31 ?
84 #define TM_QW1W2_OS_CAM PPC_BITMASK32(8,31)
87 #define TM_QW2W2_POOL_CAM PPC_BITMASK32(8,31)
H A Dbitops.h56 #define PPC_BITMASK32(bs, be) ((PPC_BIT32(bs) - PPC_BIT32(be))|PPC_BIT32(bs)) macro
/openbmc/qemu/tests/qtest/
H A Dpnv-xive2-common.h16 #define PPC_BITMASK32(bs, be) ((PPC_BIT32(bs) - PPC_BIT32(be)) | \ macro
H A Dpnv-host-i2c-test.c19 #define PPC_BITMASK32(bs, be) ((PPC_BIT32(bs) - PPC_BIT32(be)) | \ macro
/openbmc/qemu/hw/ppc/
H A Dpnv_lpc.c430 if ((lpc->opb_irq_route0 & PPC_BITMASK32(8, 13)) || in pnv_lpc_eval_serirq_routes()
431 (lpc->opb_irq_route1 & PPC_BITMASK32(4, 31))) { in pnv_lpc_eval_serirq_routes()
459 if (lpc->lpc_hc_irqstat & PPC_BITMASK32(16, 31)) { in pnv_lpc_eval_irqs()
H A Dpnv_core.c613 switch (offset & ~PPC_BITMASK32(16, 19)) { in pnv_qme_power10_xscom_read()
637 switch (offset & ~PPC_BITMASK32(16, 19)) { in pnv_qme_power10_xscom_write()
/openbmc/qemu/target/ppc/
H A Dcpu.h47 #define PPC_BITMASK32(bs, be) ((PPC_BIT32(bs) - PPC_BIT32(be)) | \ macro