Home
last modified time | relevance | path

Searched refs:PCI_MEMORY_BASE (Results 1 – 23 of 23) sorted by relevance

/openbmc/qemu/hw/pci/
H A Dpci_bridge.c121 base = pci_config_get_memory_base(bridge, PCI_MEMORY_BASE); in pci_bridge_get_base()
268 ranges_overlap(address, len, PCI_MEMORY_BASE, 20) || in pci_bridge_write_config()
290 pci_word_test_and_set_mask(conf + PCI_MEMORY_BASE, in pci_bridge_disable_base_limit()
327 pci_word_test_and_clear_mask(conf + PCI_MEMORY_BASE, in pci_bridge_reset()
H A Dpci.c916 pci_set_word(d->wmask + PCI_MEMORY_BASE, in pci_init_mask_bridge()
/openbmc/linux/arch/xtensa/lib/
H A Dpci-auto.c188 pci_write_config_word(dev, PCI_MEMORY_BASE, pciauto_upper_memspc >> 16); in pciauto_postscan_setup_bridge()
/openbmc/u-boot/drivers/pci/
H A Dpci_auto.c196 dm_pci_write_config16(dev, PCI_MEMORY_BASE, in dm_pciauto_prescan_setup_bridge()
H A Dpci_auto_old.c204 pci_hose_write_config_word(hose, dev, PCI_MEMORY_BASE, in pciauto_prescan_setup_bridge()
/openbmc/qemu/hw/pci-host/
H A Dpnv_phb.c231 pci_set_word(conf + PCI_MEMORY_BASE, 0); in pnv_phb_root_port_reset_hold()
H A Dxilinx-pcie.c279 pci_set_word(pci_dev->config + PCI_MEMORY_BASE, s->mmio_base >> 16); in xilinx_pcie_root_realize()
/openbmc/linux/arch/x86/pci/
H A Dce4100.c201 case PCI_MEMORY_BASE: in bridge_read()
/openbmc/linux/drivers/pci/
H A Dsetup-res.c177 pci_write_config_dword(dev, PCI_MEMORY_BASE, 0x0000fff0); in pci_disable_bridge_window()
H A Dpci-bridge-emul.c109 [PCI_MEMORY_BASE / 4] = {
H A Dsetup-bus.c624 pci_write_config_dword(bridge, PCI_MEMORY_BASE, l); in pci_setup_bridge_mmio()
H A Dprobe.c447 pci_read_config_word(dev, PCI_MEMORY_BASE, &mem_base_lo); in pci_read_bridge_mmio()
/openbmc/linux/include/uapi/linux/
H A Dpci_regs.h142 #define PCI_MEMORY_BASE 0x20 /* Memory range behind */ macro
/openbmc/qemu/include/standard-headers/linux/
H A Dpci_regs.h143 #define PCI_MEMORY_BASE 0x20 /* Memory range behind */ macro
/openbmc/u-boot/cmd/
H A Dpci.c212 { "memory base", PCI_SIZE_16, PCI_MEMORY_BASE },
/openbmc/linux/drivers/pci/hotplug/
H A Dibmphp_pci.c951 …pci_bus_write_config_word(ibmphp_pci_bus, devfn, PCI_MEMORY_BASE, 0x0000 | bus->rangeMem->start >>… in configure_bridge()
962 pci_bus_write_config_word(ibmphp_pci_bus, devfn, PCI_MEMORY_BASE, 0xffff); in configure_bridge()
H A Dcpqphp_ctrl.c2478 rc = pci_bus_write_config_word(pci_bus, devfn, PCI_MEMORY_BASE, temp_word); in configure_new_function()
2632 rc = pci_bus_write_config_word(pci_bus, devfn, PCI_MEMORY_BASE, temp_word); in configure_new_function()
H A Dcpqphp_pci.c765 pci_bus_read_config_word(pci_bus, devfn, PCI_MEMORY_BASE, &w_base); in cpqhp_save_used_resources()
H A Dibmphp_res.c2011 pci_bus_read_config_word(ibmphp_pci_bus, devfn, PCI_MEMORY_BASE, &start_mem_address); in update_bridge_ranges()
/openbmc/linux/arch/powerpc/platforms/powermac/
H A Dpci.c1230 pci_write_config_dword(dev, PCI_MEMORY_BASE, reg); in fixup_u4_pcie()
/openbmc/linux/drivers/pci/controller/
H A Dvmd.c554 writel(0x0000fff0, base + PCI_MEMORY_BASE); in vmd_domain_reset()
H A Dpci-mvebu.c751 case PCI_MEMORY_BASE: in mvebu_pci_bridge_emul_base_conf_write()
/openbmc/u-boot/include/
H A Dpci.h248 #define PCI_MEMORY_BASE 0x20 /* Memory range behind */ macro