Home
last modified time | relevance | path

Searched refs:MX6_MMDC_P0_MPWLDECTRL1 (Results 1 – 25 of 25) sorted by relevance

/openbmc/u-boot/board/boundary/nitrogen6x/
H A D800mhz_4x256mx16.cfg35 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x0032003E
H A D800mhz_4x128mx16.cfg35 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x0030002F
H A D800mhz_2x256mx16.cfg35 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x0032003E
H A D1066mhz_4x128mx16.cfg35 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x000E001B
H A D1066mhz_4x256mx16.cfg35 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x00290027
H A D800mhz_2x128mx16.cfg35 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x0032003E
/openbmc/u-boot/board/toradex/apalis_imx6/
H A D1066mhz_4x256mx16.cfg40 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x0018000B
H A D1066mhz_4x128mx16.cfg40 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x0018000B
H A Dapalis_imx6.c1017 MX6_MMDC_P0_MPWLDECTRL1, 0x0018000B,
1136 MX6_MMDC_P0_MPWLDECTRL1, 0x0018000B,
/openbmc/u-boot/board/toradex/colibri_imx6/
H A D800mhz_2x64mx16.cfg51 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x002C002D
H A D800mhz_4x64mx16.cfg51 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x002C002D
H A Dcolibri_imx6.c882 MX6_MMDC_P0_MPWLDECTRL1, 0x002C002D,
1015 MX6_MMDC_P0_MPWLDECTRL1, 0x002C002D,
/openbmc/u-boot/board/advantech/dms-ba16/
H A Dsamsung-2g.cfg6 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x001F001F
H A Dmicron-1g.cfg6 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x001F001F
/openbmc/u-boot/board/aristainetos/
H A Dnt5cc256m16cp.cfg8 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x001F001F
H A Dmt41j128M.cfg9 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x001F001F
/openbmc/u-boot/board/tqc/tqma6/
H A Dtqma6dl.cfg78 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x003D003F
H A Dtqma6q.cfg78 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x0018001B
H A Dtqma6s.cfg78 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x00120014
/openbmc/u-boot/board/ge/bx50v3/
H A Dbx50v3.cfg67 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x001F001F
/openbmc/u-boot/board/logicpd/imx6/
H A Dimx6logic.c289 MX6_MMDC_P0_MPWLDECTRL1, 0x0038002B,
/openbmc/u-boot/board/tbs/tbs2910/
H A Dtbs2910.cfg60 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x001f001f
/openbmc/u-boot/board/seco/mx6quq7/
H A Dmx6quq7-2g.cfg91 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x001F001F
/openbmc/u-boot/board/barco/titanium/
H A Dimximage.cfg145 DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x001F001F
/openbmc/u-boot/arch/arm/include/asm/arch-mx6/
H A Dmx6-ddr.h489 #define MX6_MMDC_P0_MPWLDECTRL1 0x021b0810 macro