/openbmc/u-boot/include/configs/ |
H A D | microblaze-generic.h | 18 #define FLASH macro 22 #undef FLASH 59 #ifdef FLASH
|
/openbmc/u-boot/doc/ |
H A D | README.mpc85xxcds | 44 0xff00_0000 0xff7f_ffff FLASH (2nd bank) 8M 45 0xff80_0000 0xffff_ffff FLASH (boot bank) 8M 105 SW2=00XXXXXX FLASH: Boot bank 1, bank 2 available. 106 01XXXXXX FLASH: Boot bank 2, bank 1 available (swapped). 107 10XXXXXX FLASH: Boot promjet, bank 1 available 108 11XXXXXX FLASH: Boot promjet, bank 2 available
|
H A D | README.ubispl | 88 * in the FLASH which are reserved for the SPL. Think about 106 * FLASH chip to do subpage writes. 134 UBI, so the only non UBI managed FLASH area is the one which is
|
H A D | README.nand-boot-ppc440 | 8 The PPC440EP(x)/GR(x) cpu's can boot directly from NAND FLASH, 9 completely without NOR FLASH. This can be done by using the NAND
|
H A D | README.kwbimage | 8 The Kirkwood SoC's can boot directly from NAND FLASH, 9 SPI FLASH, SATA etc. using its internal bootRom support.
|
H A D | README.cfi | 38 * FLASH at address CONFIG_SYS_FLASH_BASE is a Spansion chip and
|
/openbmc/linux/arch/arm/mm/ |
H A D | proc-arm740.S | 83 ldr r0, =(CONFIG_FLASH_MEM_BASE & 0xFFFFF000) @ base[31:12] of FLASH 84 ldr r3, =(CONFIG_FLASH_SIZE >> 12) @ size of FLASH (must be >= 4KB) 94 2: mcr p15, 0, r0, c6, c2 @ set area 2, ROM/FLASH
|
H A D | proc-arm940.S | 301 ldr r0, =(CONFIG_FLASH_MEM_BASE & 0xFFFFF000) @ base[31:12] of FLASH 302 ldr r7, =CONFIG_FLASH_SIZE @ size of FLASH (must be >= 4KB) 304 mcr p15, 0, r3, c6, c2, 0 @ set area 2, ROM/FLASH
|
/openbmc/linux/Documentation/ABI/testing/ |
H A D | sysfs-driver-intel-m10-bmc | 24 FLASH storage and is mirrored in the MAX10 BMC register 34 MAX10 BMC. This value is stored in FLASH and is mirrored
|
/openbmc/u-boot/board/cobra5272/ |
H A D | README | 38 FLASH version (for further info see subsection below) 51 # u-boot FLASH version & RAM version 57 startup automatically => "FLASH version"
|
/openbmc/linux/arch/arm/ |
H A D | Kconfig-nommu | 22 hex 'FLASH Base Address' if SET_MEM_PARAM 27 hex 'FLASH Size' if SET_MEM_PARAM
|
/openbmc/u-boot/board/freescale/mpc8315erdb/ |
H A D | README | 38 0xe060_0000 0xe060_7fff NAND FLASH (CS1) 32K 39 0xfe00_0000 0xfe7f_ffff NOR FLASH (CS0) 8M
|
/openbmc/u-boot/board/freescale/mpc8313erdb/ |
H A D | README | 38 0xe280_0000 0xe280_7fff NAND FLASH (CS1) 32K 42 0xfe00_0000 0xfe7f_ffff NOR FLASH (CS0) 8M
|
/openbmc/u-boot/board/freescale/m52277evb/ |
H A D | README | 148 FLASH: 16 MB 200 erase - erase FLASH memory 201 flinfo - print FLASH memory information 221 protect - enable or disable FLASH write protection
|
/openbmc/linux/Documentation/core-api/ |
H A D | librs.rst | 62 e.g. for FLASH ECC, where the all 0xFF is inverted to an all 0x00. The 64 storing to FLASH so it is 0xFF too. This prevents that reading from an 65 erased FLASH results in ECC errors.
|
/openbmc/u-boot/board/freescale/mpc837xemds/ |
H A D | README | 29 SW6[1-8]= 0000_1000 (HRCW is read from NOR FLASH) 35 J11 removed, Hardware Reset Configuration Word load from FLASH(NOR or NAND)
|
/openbmc/linux/arch/powerpc/platforms/ps3/ |
H A D | Kconfig | 137 tristate "PS3 FLASH ROM Storage Driver" 141 Include support for the PS3 FLASH ROM Storage. 143 This support is required to access the PS3 FLASH ROM, which
|
/openbmc/linux/Documentation/devicetree/bindings/ata/ |
H A D | pata-arasan.txt | 1 * ARASAN PATA COMPACT FLASH CONTROLLER
|
/openbmc/u-boot/board/freescale/m547xevb/ |
H A D | README | 171 FLASH: 18 MB 230 erase - erase FLASH memory 231 flinfo - print FLASH memory information 253 protect - enable or disable FLASH write protection
|
/openbmc/u-boot/doc/SPI/ |
H A D | status.txt | 7 SPI FLASH (drivers/mtd/spi):
|
/openbmc/u-boot/board/freescale/mpc832xemds/ |
H A D | README | 56 JP4 removed (HRCW from FLASH) 77 0xfe00_0000 0xfeff_ffff FLASH on CS0 16M
|
/openbmc/u-boot/drivers/fastboot/ |
H A D | Kconfig | 66 bool "Enable FASTBOOT FLASH command" 90 int "Define FASTBOOT MMC FLASH default device"
|
/openbmc/linux/arch/powerpc/boot/dts/ |
H A D | tqm8548.dts | 344 0 0x0 0xfc000000 0x04000000 // NOR FLASH bank 1 345 1 0x0 0xf8000000 0x08000000 // NOR FLASH bank 0 347 3 0x0 0xe3010000 0x00008000 // NAND FLASH
|
H A D | tqm8548-bigflash.dts | 344 0 0x0 0xfc000000 0x04000000 // NOR FLASH bank 1 345 1 0x0 0xf8000000 0x08000000 // NOR FLASH bank 0 347 3 0x0 0xa3010000 0x00008000 // NAND FLASH
|
/openbmc/u-boot/board/freescale/mpc8323erdb/ |
H A D | README | 12 0xfe00_0000 0xfeff_ffff NOR FLASH (CS0) 16M
|