Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_TIMING_2 (Results 1 – 25 of 56) sorted by relevance

123

/openbmc/u-boot/board/freescale/mpc8349emds/
H A Dmpc8349emds.c105 im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
130 im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/board/freescale/p1_twr/
H A Dddr.c33 .timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2, in fixed_sdram()
/openbmc/u-boot/board/socrates/
H A Dsdram.c39 ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/include/configs/km/
H A Dkm8321-common.h107 #define CONFIG_SYS_DDR_TIMING_2 ((8 << TIMING_CFG2_FOUR_ACT_SHIFT) | \ macro
H A Dkm8309-common.h143 #define CONFIG_SYS_DDR_TIMING_2 ((8 << TIMING_CFG2_FOUR_ACT_SHIFT) | \ macro
/openbmc/u-boot/board/mpc8308_p1m/
H A Dsdram.c45 out_be32(&im->ddr.timing_cfg_2, CONFIG_SYS_DDR_TIMING_2); in fixed_sdram()
/openbmc/u-boot/board/gdsys/mpc8308/
H A Dsdram.c50 out_be32(&im->ddr.timing_cfg_2, CONFIG_SYS_DDR_TIMING_2); in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8308rdb/
H A Dsdram.c49 out_be32(&im->ddr.timing_cfg_2, CONFIG_SYS_DDR_TIMING_2); in fixed_sdram()
/openbmc/u-boot/include/configs/
H A DMPC8349EMDS.h108 #define CONFIG_SYS_DDR_TIMING_2 0x2f9048c8 macro
121 #define CONFIG_SYS_DDR_TIMING_2 0x00000800 /* P9-45,may need tuning */ macro
H A DMPC8540ADS.h87 #define CONFIG_SYS_DDR_TIMING_2 0x00000800 /* P9-45,may need tuning */ macro
H A Dsocrates.h86 #define CONFIG_SYS_DDR_TIMING_2 0x14904CC8 macro
H A Dkm8360.h130 #define CONFIG_SYS_DDR_TIMING_2 (\ macro
H A DMPC8560ADS.h86 #define CONFIG_SYS_DDR_TIMING_2 0x00000800 /* P9-45,may need tuning */ macro
/openbmc/u-boot/board/freescale/mpc8315erdb/
H A Dsdram.c66 im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc832xemds/
H A Dmpc832xemds.c138 im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8313erdb/
H A Dsdram.c75 im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/board/Arcturus/ucp1020/
H A Dddr.c93 .timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2, in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8641hpcn/
H A Dmpc8641hpcn.c76 ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/board/sbc8349/
H A Dsbc8349.c104 im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8323erdb/
H A Dmpc8323erdb.c117 im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8572ds/
H A Dmpc8572ds.c73 ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc837xerdb/
H A Dmpc837xerdb.c113 im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/board/sbc8641d/
H A Dsbc8641d.c112 ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; in fixed_sdram()
/openbmc/u-boot/board/ve8313/
H A Dve8313.c66 out_be32(&im->ddr.timing_cfg_2, CONFIG_SYS_DDR_TIMING_2); in fixed_sdram()
/openbmc/u-boot/board/ids/ids8313/
H A Dids8313.c81 out_be32(&im->ddr.timing_cfg_2, CONFIG_SYS_DDR_TIMING_2); in fixed_sdram()

123