Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_TIMING_1 (Results 1 – 25 of 56) sorted by relevance

123

/openbmc/u-boot/board/freescale/mpc8349emds/
H A Dmpc8349emds.c104 im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
129 im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/board/freescale/p1_twr/
H A Dddr.c32 .timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1, in fixed_sdram()
/openbmc/u-boot/board/socrates/
H A Dsdram.c38 ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/include/configs/km/
H A Dkm8321-common.h98 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) | \ macro
H A Dkm8309-common.h134 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) | \ macro
/openbmc/u-boot/board/mpc8308_p1m/
H A Dsdram.c44 out_be32(&im->ddr.timing_cfg_1, CONFIG_SYS_DDR_TIMING_1); in fixed_sdram()
/openbmc/u-boot/board/gdsys/mpc8308/
H A Dsdram.c49 out_be32(&im->ddr.timing_cfg_1, CONFIG_SYS_DDR_TIMING_1); in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8308rdb/
H A Dsdram.c48 out_be32(&im->ddr.timing_cfg_1, CONFIG_SYS_DDR_TIMING_1); in fixed_sdram()
/openbmc/u-boot/include/configs/
H A DMPC8349EMDS.h107 #define CONFIG_SYS_DDR_TIMING_1 0x38357322 macro
120 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro
H A DMPC8540ADS.h86 #define CONFIG_SYS_DDR_TIMING_1 0x37344321 macro
H A Dsocrates.h85 #define CONFIG_SYS_DDR_TIMING_1 0x3935D322 macro
H A Dkm8360.h121 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_50) | \ macro
H A DMPC8560ADS.h85 #define CONFIG_SYS_DDR_TIMING_1 0x37344321 macro
/openbmc/u-boot/board/freescale/mpc8315erdb/
H A Dsdram.c65 im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc832xemds/
H A Dmpc832xemds.c137 im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8313erdb/
H A Dsdram.c74 im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/board/Arcturus/ucp1020/
H A Dddr.c92 .timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1, in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8641hpcn/
H A Dmpc8641hpcn.c75 ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/board/sbc8349/
H A Dsbc8349.c103 im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8323erdb/
H A Dmpc8323erdb.c116 im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8572ds/
H A Dmpc8572ds.c72 ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc837xerdb/
H A Dmpc837xerdb.c112 im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/board/sbc8641d/
H A Dsbc8641d.c111 ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; in fixed_sdram()
/openbmc/u-boot/board/ve8313/
H A Dve8313.c65 out_be32(&im->ddr.timing_cfg_1, CONFIG_SYS_DDR_TIMING_1); in fixed_sdram()
/openbmc/u-boot/board/ids/ids8313/
H A Dids8313.c80 out_be32(&im->ddr.timing_cfg_1, CONFIG_SYS_DDR_TIMING_1); in fixed_sdram()

123