Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_CS0_CONFIG (Results 1 – 25 of 59) sorted by relevance

123

/openbmc/u-boot/board/freescale/corenet_ds/
H A Dp4080ds_ddr.c53 #define CONFIG_SYS_DDR_CS0_CONFIG 0xA0044202 macro
82 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG,
146 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG,
210 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG,
274 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG,
/openbmc/u-boot/board/freescale/bsc9132qds/
H A Dspl_minimal.c23 __raw_writel(CONFIG_SYS_DDR_CS0_CONFIG, &ddr->cs0_config); in sdram_init()
43 __raw_writel(CONFIG_SYS_DDR_CS0_CONFIG, &ddr->cs0_config); in sdram_init()
H A Dddr.c19 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG,
46 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG,
/openbmc/u-boot/include/configs/
H A Dkm8360.h82 #define CONFIG_SYS_DDR_CS0_CONFIG (\ macro
90 #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN | CSCONFIG_AP | \ macro
H A DBSC9132QDS.h167 #define CONFIG_SYS_DDR_CS0_CONFIG CONFIG_SYS_DDR_CS0_CONFIG_800 macro
173 #define CONFIG_SYS_DDR_CS0_CONFIG CONFIG_SYS_DDR_CS0_CONFIG_1333 macro
179 #define CONFIG_SYS_DDR_CS0_CONFIG CONFIG_SYS_DDR_CS0_CONFIG_800 macro
H A DMPC8540ADS.h85 #define CONFIG_SYS_DDR_CS0_CONFIG 0x80000002 macro
H A Dsocrates.h83 #define CONFIG_SYS_DDR_CS0_CONFIG 0x80010102 macro
H A DBSC9131RDB.h84 #define CONFIG_SYS_DDR_CS0_CONFIG 0x80014302 macro
H A DMPC8560ADS.h84 #define CONFIG_SYS_DDR_CS0_CONFIG 0x80000002 macro
/openbmc/u-boot/board/freescale/p1010rdb/
H A Dddr.c22 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG,
49 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG,
/openbmc/u-boot/board/freescale/p1_twr/
H A Dddr.c23 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG, in fixed_sdram()
/openbmc/u-boot/board/socrates/
H A Dsdram.c36 ddr->cs0_config = CONFIG_SYS_DDR_CS0_CONFIG; in fixed_sdram()
/openbmc/u-boot/include/configs/km/
H A Dkm8321-common.h81 #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN | CSCONFIG_AP | \ macro
H A Dkm8309-common.h116 #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN | CSCONFIG_AP | \ macro
/openbmc/u-boot/board/mpc8308_p1m/
H A Dsdram.c37 out_be32(&im->ddr.cs_config[0], CONFIG_SYS_DDR_CS0_CONFIG); in fixed_sdram()
/openbmc/u-boot/board/gdsys/mpc8308/
H A Dsdram.c42 out_be32(&im->ddr.cs_config[0], CONFIG_SYS_DDR_CS0_CONFIG); in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8308rdb/
H A Dsdram.c41 out_be32(&im->ddr.cs_config[0], CONFIG_SYS_DDR_CS0_CONFIG); in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8315erdb/
H A Dsdram.c58 im->ddr.cs_config[0] = CONFIG_SYS_DDR_CS0_CONFIG; in fixed_sdram()
/openbmc/u-boot/board/freescale/bsc9131rdb/
H A Dspl_minimal.c26 __raw_writel(CONFIG_SYS_DDR_CS0_CONFIG, &ddr->cs0_config); in sdram_init()
H A Dddr.c20 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG,
/openbmc/u-boot/board/freescale/mpc832xemds/
H A Dmpc832xemds.c135 im->ddr.cs_config[0] = CONFIG_SYS_DDR_CS0_CONFIG; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8313erdb/
H A Dsdram.c67 im->ddr.cs_config[0] = CONFIG_SYS_DDR_CS0_CONFIG; in fixed_sdram()
/openbmc/u-boot/board/Arcturus/ucp1020/
H A Dddr.c83 .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG, in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8641hpcn/
H A Dmpc8641hpcn.c72 ddr->cs0_config = CONFIG_SYS_DDR_CS0_CONFIG; in fixed_sdram()
/openbmc/u-boot/board/freescale/mpc8323erdb/
H A Dmpc8323erdb.c114 im->ddr.cs_config[0] = CONFIG_SYS_DDR_CS0_CONFIG; in fixed_sdram()

123