Searched +full:0 +full:x1100a000 (Results 1 – 14 of 14) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/spi/ |
H A D | mediatek,spi-mt65xx.yaml | 78 enum: [0, 1, 2, 3] 104 #size-cells = <0>; 105 reg = <0x1100a000 0x1000>; 112 mediatek,pad-select = <1>, <0>;
|
/openbmc/linux/arch/arm/boot/dts/mediatek/ |
H A D | mt7629.dtsi | 24 #size-cells = <0>; 27 cpu0: cpu@0 { 30 reg = <0x0>; 38 reg = <0x1>; 51 clk20m: oscillator-0 { 53 #clock-cells = <0>; 60 #clock-cells = <0>; 83 reg = <0x10000000 0x1000>; 89 reg = <0x10002000 0x1000>; 97 reg = <0x10006000 0x1000>; [all …]
|
H A D | mt2701.dtsi | 25 #size-cells = <0>; 28 cpu@0 { 31 reg = <0x0>; 36 reg = <0x1>; 41 reg = <0x2>; 46 reg = <0x3>; 57 reg = <0 0x80002000 0 0x1000>; 64 #clock-cells = <0>; 70 #clock-cells = <0>; 73 clk26m: oscillator@0 { [all …]
|
H A D | mt7623.dtsi | 73 #size-cells = <0>; 76 cpu0: cpu@0 { 79 reg = <0x0>; 91 reg = <0x1>; 103 reg = <0x2>; 115 reg = <0x3>; 137 #clock-cells = <0>; 142 #clock-cells = <0>; 147 clk26m: oscillator-0 { 149 #clock-cells = <0>; [all …]
|
/openbmc/linux/arch/arm64/boot/dts/mediatek/ |
H A D | mt8516.dtsi | 21 cluster0_opp: opp-table-0 { 48 #size-cells = <0>; 50 cpu0: cpu@0 { 53 reg = <0x0>; 66 reg = <0x1>; 79 reg = <0x2>; 92 reg = <0x3>; 105 CPU_SLEEP_0_0: cpu-sleep-0-0 { 110 arm,psci-suspend-param = <0x0010000>; 113 CLUSTER_SLEEP_0: cluster-sleep-0 { [all …]
|
H A D | mt7986a.dtsi | 21 #size-cells = <0>; 22 cpu0: cpu@0 { 24 reg = <0x0>; 32 reg = <0x1>; 40 reg = <0x2>; 48 reg = <0x3>; 58 #clock-cells = <0>; 73 reg = <0 0x43000000 0 0x30000>; 79 reg = <0 0x4fc00000 0 0x00100000>; 83 reg = <0 0x4fd00000 0 0x40000>; [all …]
|
H A D | mt8365.dtsi | 21 #size-cells = <0>; 23 cluster0_opp: opp-table-0 { 125 cpu0: cpu@0 { 128 reg = <0x0>; 132 i-cache-size = <0x8000>; 135 d-cache-size = <0x8000>; 148 reg = <0x1>; 152 i-cache-size = <0x8000>; 155 d-cache-size = <0x8000>; 168 reg = <0x2>; [all …]
|
H A D | mt7622.dtsi | 69 #size-cells = <0>; 71 cpu0: cpu@0 { 74 reg = <0x0 0x0>; 89 reg = <0x0 0x1>; 111 #clock-cells = <0>; 116 #clock-cells = <0>; 140 reg = <0 0x43000000 0 0x30000>; 150 thermal-sensors = <&thermal 0>; 216 reg = <0 0x10000000 0 0x1000>; 223 reg = <0 0x10001000 0 0x250>; [all …]
|
H A D | mt2712e.dtsi | 22 cluster0_opp: opp-table-0 { 66 #size-cells = <0>; 85 cpu0: cpu@0 { 88 reg = <0x000>; 100 reg = <0x001>; 113 reg = <0x200>; 126 CPU_SLEEP_0: cpu-sleep-0 { 132 arm,psci-suspend-param = <0x0010000>; 135 CLUSTER_SLEEP_0: cluster-sleep-0 { 141 arm,psci-suspend-param = <0x1010000>; [all …]
|
H A D | mt8173.dtsi | 53 cluster0_opp: opp-table-0 { 129 #size-cells = <0>; 151 cpu0: cpu@0 { 154 reg = <0x000>; 169 reg = <0x001>; 184 reg = <0x100>; 199 reg = <0x101>; 214 CPU_SLEEP_0: cpu-sleep-0 { 220 arm,psci-suspend-param = <0x0010000>; 242 cpu_suspend = <0x84000001>; [all …]
|
H A D | mt8192.dtsi | 34 #clock-cells = <0>; 43 #clock-cells = <0>; 50 #clock-cells = <0>; 57 #size-cells = <0>; 59 cpu0: cpu@0 { 62 reg = <0x000>; 73 performance-domains = <&performance 0>; 80 reg = <0x100>; 91 performance-domains = <&performance 0>; 98 reg = <0x200>; [all …]
|
H A D | mt8186.dtsi | 327 #size-cells = <0>; 365 cpu0: cpu@0 { 368 reg = <0x000>; 392 reg = <0x100>; 416 reg = <0x200>; 440 reg = <0x300>; 464 reg = <0x400>; 488 reg = <0x500>; 512 reg = <0x600>; 536 reg = <0x700>; [all …]
|
H A D | mt8183.dtsi | 293 #size-cells = <0>; 327 cpu0: cpu@0 { 330 reg = <0x000>; 353 reg = <0x001>; 376 reg = <0x002>; 399 reg = <0x003>; 422 reg = <0x100>; 445 reg = <0x101>; 468 reg = <0x102>; 491 reg = <0x103>; [all …]
|
H A D | mt8195.dtsi | 51 #size-cells = <0>; 53 cpu0: cpu@0 { 56 reg = <0x000>; 58 performance-domains = <&performance 0>; 75 reg = <0x100>; 77 performance-domains = <&performance 0>; 94 reg = <0x200>; 96 performance-domains = <&performance 0>; 113 reg = <0x300>; 115 performance-domains = <&performance 0>; [all …]
|