Home
last modified time | relevance | path

Searched defs:CONFIG_SYS_DDR_TIMING_1 (Results 1 – 25 of 30) sorted by relevance

12

/openbmc/u-boot/include/configs/km/
H A Dkm8321-common.h98 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) | \ macro
H A Dkm8309-common.h134 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) | \ macro
/openbmc/u-boot/include/configs/
H A Dkm8360.h121 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_50) | \ macro
H A DMPC8349EMDS.h107 #define CONFIG_SYS_DDR_TIMING_1 0x38357322 macro
120 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro
H A DMPC8540ADS.h86 #define CONFIG_SYS_DDR_TIMING_1 0x37344321 macro
H A Dsocrates.h85 #define CONFIG_SYS_DDR_TIMING_1 0x3935D322 macro
H A Dmpc8308_p1m.h153 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A DMPC8560ADS.h85 #define CONFIG_SYS_DDR_TIMING_1 0x37344321 macro
H A Dve8313.h75 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A DMPC8308RDB.h149 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A Dids8313.h121 #define CONFIG_SYS_DDR_TIMING_1 ((4 << TIMING_CFG1_PRETOACT_SHIFT) |\ macro
H A DMPC832XEMDS.h109 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A DMPC8323ERDB.h99 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A Dsbc8349.h97 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro
H A Dp1_twr.h102 #define CONFIG_SYS_DDR_TIMING_1 0x5c5b6544 macro
H A DMPC8313ERDB.h136 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A DMPC837XERDB.h162 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A DUCP1020.h174 #define CONFIG_SYS_DDR_TIMING_1 0x6f6B4846 macro
H A DMPC8315ERDB.h124 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A DMPC837XEMDS.h149 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A Dhrcon.h140 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A DMPC8349ITX.h181 #define CONFIG_SYS_DDR_TIMING_1 0x26242321 macro
H A Dstrider.h140 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
H A DMPC8569MDS.h93 #define CONFIG_SYS_DDR_TIMING_1 0x6F6B4644 macro
H A Dsbc8641d.h126 #define CONFIG_SYS_DDR_TIMING_1 0x38377322 macro

12