Home
last modified time | relevance | path

Searched defs:gate (Results 1 – 21 of 21) sorted by relevance

/openbmc/u-boot/arch/arm/cpu/armv7/bcm235xx/
H A Dclk-core.h95 #define gate_exists(gate) FLAG_TEST(gate, GATE, EXISTS) argument
96 #define gate_is_enabled(gate) FLAG_TEST(gate, GATE, ENABLED) argument
97 #define gate_is_hw_controllable(gate) FLAG_TEST(gate, GATE, HW) argument
98 #define gate_is_sw_controllable(gate) FLAG_TEST(gate, GATE, SW) argument
99 #define gate_is_sw_managed(gate) FLAG_TEST(gate, GATE, SW_MANAGED) argument
100 #define gate_is_no_disable(gate) FLAG_TEST(gate, GATE, NO_DISABLE) argument
102 #define gate_flip_enabled(gate) FLAG_FLIP(gate, GATE, ENABLED) argument
390 struct bcm_clk_gate gate; member
394 struct bcm_clk_gate gate; member
398 struct bcm_clk_gate gate; member
H A Dclk-core.c83 struct bcm_clk_gate *gate = &cd->gate; in peri_clk_enable() local
/openbmc/u-boot/arch/arm/cpu/armv7/bcm281xx/
H A Dclk-core.h95 #define gate_exists(gate) FLAG_TEST(gate, GATE, EXISTS) argument
96 #define gate_is_enabled(gate) FLAG_TEST(gate, GATE, ENABLED) argument
97 #define gate_is_hw_controllable(gate) FLAG_TEST(gate, GATE, HW) argument
98 #define gate_is_sw_controllable(gate) FLAG_TEST(gate, GATE, SW) argument
99 #define gate_is_sw_managed(gate) FLAG_TEST(gate, GATE, SW_MANAGED) argument
100 #define gate_is_no_disable(gate) FLAG_TEST(gate, GATE, NO_DISABLE) argument
102 #define gate_flip_enabled(gate) FLAG_FLIP(gate, GATE, ENABLED) argument
390 struct bcm_clk_gate gate; member
394 struct bcm_clk_gate gate; member
398 struct bcm_clk_gate gate; member
H A Dclk-core.c83 struct bcm_clk_gate *gate = &cd->gate; in peri_clk_enable() local
/openbmc/u-boot/drivers/clk/sunxi/
H A Dclk_sunxi.c25 const struct ccu_clk_gate *gate = priv_to_gate(priv, clk->id); in sunxi_set_gate() local
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mtk.c386 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_enable() local
407 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_disable() local
428 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_get_rate() local
/openbmc/qemu/include/hw/timer/
H A Di8254.h36 int gate; member
H A Di8254_internal.h44 uint8_t gate; /* timer start */ member
/openbmc/u-boot/arch/arm/mach-imx/mx7ulp/
H A Dscg.c169 u32 shift, mask, gate, valid; in scg_apll_pfd_get_rate() local
219 u32 shift, mask, gate, valid; in scg_spll_pfd_get_rate() local
618 u32 shift, mask, gate, valid; in scg_enable_pll_pfd() local
/openbmc/qemu/target/i386/hvf/
H A Dx86_task.c111 …tate *cpu, x86_segment_selector tss_sel, int reason, bool gate_valid, uint8_t gate, uint64_t gate_… in vmx_handle_task_switch()
H A Dx86.c103 int gate) in x86_read_call_gate()
/openbmc/u-boot/drivers/clk/uniphier/
H A Dclk-uniphier.h45 struct uniphier_clk_gate_data gate; member
H A Dclk-uniphier-core.c29 const struct uniphier_clk_gate_data *gate) in uniphier_clk_gate_enable()
/openbmc/u-boot/drivers/clk/
H A Dclk_meson_axg.c54 struct meson_gate *gate; in meson_set_gate() local
H A Dclk_stm32mp1.c405 const struct stm32mp1_clk_gate *gate; member
752 const struct stm32mp1_clk_gate *gate = priv->data->gate; in stm32mp1_clk_get_id() local
771 const struct stm32mp1_clk_gate *gate = priv->data->gate; in stm32mp1_clk_get_sel() local
785 const struct stm32mp1_clk_gate *gate = priv->data->gate; in stm32mp1_clk_get_fixed_parent() local
1115 const struct stm32mp1_clk_gate *gate = priv->data->gate; in stm32mp1_clk_enable() local
1134 const struct stm32mp1_clk_gate *gate = priv->data->gate; in stm32mp1_clk_disable() local
H A Dclk_meson.c198 struct meson_gate *gate; in meson_set_gate_by_id() local
/openbmc/qemu/hw/audio/
H A Dpcspk.c153 const int gate = val & 1; in pcspk_io_write() local
/openbmc/qemu/target/i386/emulate/
H A Dx86.h178 static inline uint32_t x86_call_gate_offset(x86_call_gate *gate) in x86_call_gate_offset()
/openbmc/u-boot/arch/arm/include/asm/arch-mx6/
H A Dimx-regs.h424 u8 gate[64]; /* Gate */ member
/openbmc/qemu/linux-headers/asm-x86/
H A Dkvm.h279 __u8 gate; member
/openbmc/u-boot/arch/arm/include/asm/arch-mx7/
H A Dimx-regs.h1051 u8 gate[64]; /* Gate */ member