/openbmc/u-boot/arch/arm/include/asm/arch-rockchip/ |
H A D | sdram_rk3036.h | 11 u32 scfg; 12 u32 sctl; 13 u32 stat; 14 u32 intrstat; 15 u32 reserved0[12]; 16 u32 mcmd; 17 u32 powctl; 18 u32 powstat; 19 u32 cmdtstat; 20 u32 cmdtstaten; [all …]
|
H A D | ddr_rk3368.h | 15 u32 scfg; 16 u32 sctl; 17 u32 stat; 18 u32 intrstat; 19 u32 reserved0[12]; 20 u32 mcmd; 21 u32 powctl; 22 u32 powstat; 23 u32 cmdtstat; 24 u32 cmdtstaten; [all …]
|
H A D | ddr_rk3288.h | 10 u32 scfg; 11 u32 sctl; 12 u32 stat; 13 u32 intrstat; 14 u32 reserved0[12]; 15 u32 mcmd; 16 u32 powctl; 17 u32 powstat; 18 u32 cmdtstat; 19 u32 tstaten; [all …]
|
H A D | grf_rk3399.h | 10 u32 reserved[0x800]; 11 u32 usb3_perf_con0; 12 u32 usb3_perf_con1; 13 u32 usb3_perf_con2; 14 u32 usb3_perf_rd_max_latency_num; 15 u32 usb3_perf_rd_latency_samp_num; 16 u32 usb3_perf_rd_latency_acc_num; 17 u32 usb3_perf_rd_axi_total_byte; 18 u32 usb3_perf_wr_axi_total_byte; 19 u32 usb3_perf_working_cnt; [all …]
|
H A D | grf_rk3328.h | 10 u32 gpio0a_iomux; 11 u32 gpio0b_iomux; 12 u32 gpio0c_iomux; 13 u32 gpio0d_iomux; 14 u32 gpio1a_iomux; 15 u32 gpio1b_iomux; 16 u32 gpio1c_iomux; 17 u32 gpio1d_iomux; 18 u32 gpio2a_iomux; 19 u32 gpio2bl_iomux; [all …]
|
/openbmc/linux/drivers/media/common/b2c2/ |
H A D | flexcop_ibi_value_le.h | 11 u32 raw; 14 u32 dma_0start : 1; 15 u32 dma_0No_update : 1; 16 u32 dma_address0 :30; 20 u32 DMA_maxpackets : 8; 21 u32 dma_addr_size :24; 25 u32 dma1timer : 7; 26 u32 unused : 1; 27 u32 dma_addr_size :24; 31 u32 unused : 1; [all …]
|
H A D | flexcop_ibi_value_be.h | 11 u32 raw; 14 u32 dma_address0 :30; 15 u32 dma_0No_update : 1; 16 u32 dma_0start : 1; 20 u32 dma_addr_size :24; 21 u32 DMA_maxpackets : 8; 25 u32 dma_addr_size :24; 26 u32 unused : 1; 27 u32 dma1timer : 7; 31 u32 dma_addr_size :24; [all …]
|
/openbmc/u-boot/arch/arm/include/asm/arch-aspeed/ |
H A D | scu_ast2600.h | 17 u32 hwstrap; /* 0x500 */ 18 u32 hwstrap_clr; /* 0x504 */ 19 u32 hwstrap_protect; /* 0x508 */ 23 u32 protection_key; /* 0x000 */ 24 u32 chip_id0; /* 0x004 */ 25 u32 reserve_0x08; /* 0x008 */ 26 u32 reserve_0x0C; /* 0x00C */ 27 u32 reserve_0x10; /* 0x010 */ 28 u32 chip_id1; /* 0x014 */ 29 u32 reserve_0x18; /* 0x018 */ [all …]
|
/openbmc/u-boot/arch/arm/include/asm/ |
H A D | omap_common.h | 19 u32 cm_clksel_core; 20 u32 cm_clksel_abe; 21 u32 cm_dll_ctrl; 22 u32 cm_clkmode_dpll_core; 23 u32 cm_idlest_dpll_core; 24 u32 cm_autoidle_dpll_core; 25 u32 cm_clksel_dpll_core; 26 u32 cm_div_m2_dpll_core; 27 u32 cm_div_m3_dpll_core; 28 u32 cm_div_h11_dpll_core; [all …]
|
/openbmc/linux/drivers/net/ethernet/aquantia/atlantic/macsec/ |
H A D | macsec_struct.h | 16 u32 sa_da[2]; 20 u32 eth_type; 25 u32 match_mask; 35 u32 match_type; 39 u32 action; 47 u32 vlan_id; 49 u32 vlan_up; 51 u32 vlan_valid; 53 u32 byte3; 55 u32 byte2; [all …]
|
/openbmc/linux/drivers/net/wireless/ath/ath11k/ |
H A D | debugfs_htt_stats.h | 149 DECLARE_FLEX_ARRAY(u32, data); 156 u32 mac_id__word; 157 u32 hw_queued; 158 u32 hw_reaped; 159 u32 underrun; 160 u32 hw_paused; 161 u32 hw_flush; 162 u32 hw_filt; 163 u32 tx_abort; 164 u32 mpdu_requeued; [all …]
|
/openbmc/u-boot/arch/arm/include/asm/arch-mx6/ |
H A D | mx6-ddr.h | 39 u32 mdctl; 40 u32 mdpdc; 41 u32 mdotc; 42 u32 mdcfg0; 43 u32 mdcfg1; 44 u32 mdcfg2; 45 u32 mdmisc; 46 u32 mdscr; 47 u32 mdref; 48 u32 res1[2]; [all …]
|
/openbmc/u-boot/drivers/dma/ |
H A D | MCD_tasks.c | 12 u32 MCD_varTab0[]; 13 u32 MCD_varTab1[]; 14 u32 MCD_varTab2[]; 15 u32 MCD_varTab3[]; 16 u32 MCD_varTab4[]; 17 u32 MCD_varTab5[]; 18 u32 MCD_varTab6[]; 19 u32 MCD_varTab7[]; 20 u32 MCD_varTab8[]; 21 u32 MCD_varTab9[]; [all …]
|
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/ |
H A D | nic301.h | 10 u32 remap; /* 0x0 */ 12 u32 _pad_0x4_0x8[1]; 13 u32 l4main; 14 u32 l4sp; 15 u32 l4mp; /* 0x10 */ 16 u32 l4osc1; 17 u32 l4spim; 18 u32 stm; 19 u32 lwhps2fpgaregs; /* 0x20 */ 20 u32 _pad_0x24_0x28[1]; [all …]
|
/openbmc/u-boot/arch/arm/mach-rmobile/include/mach/ |
H A D | r8a7740.h | 48 u32 hpbctrl0; 49 u32 hpbctrl1; 50 u32 hpbctrl2; 51 u32 cccr; 52 u32 dummy0; /* 0x20 */ 53 u32 hpbctrl4; 54 u32 hpbctrl5; 59 u32 frqcra; 60 u32 frqcrb; 61 u32 vclkcr1; [all …]
|
H A D | sh73a0.h | 74 u32 hpbctrl0; 75 u32 hpbctrl1; 76 u32 hpbctrl2; 77 u32 cccr; 78 u32 dummy0; /* 0x20 */ 79 u32 hpbctrl4; 80 u32 hpbctrl5; 81 u32 dummy1; /* 0x2C */ 82 u32 hpbctrl6; 87 u32 mpsrc; /* 0x00 */ [all …]
|
/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/ |
H A D | imx-regs.h | 151 u32 gpr[47]; 155 u32 ctrl; 156 u32 ctrl_set; 157 u32 ctrl_clr; 158 u32 ctrl_tog; 159 u32 timing; 160 u32 rsvd0[3]; 161 u32 data; 162 u32 rsvd1[3]; 163 u32 read_ctrl; [all …]
|
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/ |
H A D | dram_sun8i_a23.h | 17 u32 clock; 18 u32 type; 19 u32 zq; 20 u32 odt_en; 22 u32 para1; 23 u32 para2; 24 u32 mr0; 25 u32 mr1; 26 u32 mr2; 27 u32 mr3; [all …]
|
H A D | dram_sun6i.h | 17 u32 cr; /* 0x00 */ 18 u32 ccr; /* 0x04 controller configuration register */ 19 u32 dbgcr; /* 0x08 */ 20 u32 dbgcr1; /* 0x0c */ 21 u32 rmcr[8]; /* 0x10 */ 22 u32 mmcr[16]; /* 0x30 */ 23 u32 mbagcr[6]; /* 0x70 */ 24 u32 maer; /* 0x88 */ 26 u32 mdfscr; /* 0x100 */ 27 u32 mdfsmer; /* 0x104 */ [all …]
|
H A D | display.h | 12 u32 enable; /* 0x000 */ 13 u32 frame_ctrl; /* 0x004 */ 14 u32 bypass; /* 0x008 */ 15 u32 algorithm_sel; /* 0x00c */ 16 u32 line_int_ctrl; /* 0x010 */ 18 u32 ch0_addr; /* 0x020 */ 19 u32 ch1_addr; /* 0x024 */ 20 u32 ch2_addr; /* 0x028 */ 21 u32 field_sequence; /* 0x02c */ 22 u32 ch0_offset; /* 0x030 */ [all …]
|
/openbmc/linux/include/sound/ |
H A D | ump_msg.h | 131 u32 type:4; 132 u32 group:4; 133 u32 status:4; 134 u32 channel:4; 135 u32 note:8; 136 u32 velocity:8; 138 u32 velocity:8; 139 u32 note:8; 140 u32 channel:4; 141 u32 status:4; [all …]
|
/openbmc/linux/drivers/net/ethernet/freescale/ |
H A D | fec_mpc52xx.h | 34 u32 fec_id; /* FEC + 0x000 */ 35 u32 ievent; /* FEC + 0x004 */ 36 u32 imask; /* FEC + 0x008 */ 38 u32 reserved0[1]; /* FEC + 0x00C */ 39 u32 r_des_active; /* FEC + 0x010 */ 40 u32 x_des_active; /* FEC + 0x014 */ 41 u32 r_des_active_cl; /* FEC + 0x018 */ 42 u32 x_des_active_cl; /* FEC + 0x01C */ 43 u32 ivent_set; /* FEC + 0x020 */ 44 u32 ecntrl; /* FEC + 0x024 */ [all …]
|
/openbmc/linux/drivers/video/fbdev/kyro/ |
H A D | STG4000Reg.h | 76 volatile u32 Thread0Enable; /* 0x0000 */ 77 volatile u32 Thread1Enable; /* 0x0004 */ 78 volatile u32 Thread0Recover; /* 0x0008 */ 79 volatile u32 Thread1Recover; /* 0x000C */ 80 volatile u32 Thread0Step; /* 0x0010 */ 81 volatile u32 Thread1Step; /* 0x0014 */ 82 volatile u32 VideoInStatus; /* 0x0018 */ 83 volatile u32 Core2InSignStart; /* 0x001C */ 84 volatile u32 Core1ResetVector; /* 0x0020 */ 85 volatile u32 Core1ROMOffset; /* 0x0024 */ [all …]
|
/openbmc/u-boot/arch/arm/include/asm/arch-hi6220/ |
H A D | hi6220_regs_alwayson.h | 13 u32 ctrl0; /*0x0*/ 14 u32 ctrl1; 15 u32 ctrl2; 17 u32 unknown; 19 u32 stat0; /*0x10*/ 20 u32 stat1; 21 u32 mcu_imctrl; 22 u32 mcu_imstat; 24 u32 unknown_1[9]; 26 u32 secondary_int_en0; /*0x44*/ [all …]
|
/openbmc/u-boot/include/ |
H A D | fsl_memac.h | 14 u32 res_0[2]; 15 u32 command_config; /* Control and configuration register */ 16 u32 mac_addr_0; /* Lower 32 bits of 48-bit MAC address */ 17 u32 mac_addr_1; /* Upper 16 bits of 48-bit MAC address */ 18 u32 maxfrm; /* Maximum frame length register */ 19 u32 res_18[5]; 20 u32 hashtable_ctrl; /* Hash table control register */ 21 u32 res_30[4]; 22 u32 ievent; /* Interrupt event register */ 23 u32 tx_ipg_length; /* Transmitter inter-packet-gap register */ [all …]
|