Home
last modified time | relevance | path

Searched refs:rtc (Results 1 – 25 of 328) sorted by relevance

12345678910>>...14

/openbmc/u-boot/drivers/rtc/
H A Ds3c24x0_rtc.c28 struct s3c24x0_rtc *rtc = s3c24x0_get_base_rtc(); in SetRTC_Access() local
32 writeb(readb(&rtc->rtccon) | 0x01, &rtc->rtccon); in SetRTC_Access()
36 writeb(readb(&rtc->rtccon) & ~0x01, &rtc->rtccon); in SetRTC_Access()
45 struct s3c24x0_rtc *rtc = s3c24x0_get_base_rtc(); in rtc_get() local
55 sec = readb(&rtc->bcdsec); in rtc_get()
56 min = readb(&rtc->bcdmin); in rtc_get()
57 hour = readb(&rtc->bcdhour); in rtc_get()
58 mday = readb(&rtc->bcddate); in rtc_get()
59 wday = readb(&rtc->bcdday); in rtc_get()
60 mon = readb(&rtc->bcdmon); in rtc_get()
[all …]
H A Ddavinci.c14 struct davinci_rtc *rtc = (struct davinci_rtc *)DAVINCI_RTC_BASE; in rtc_get() local
18 status = readl(&rtc->status); in rtc_get()
26 sec = readl(&rtc->second); in rtc_get()
27 min = readl(&rtc->minutes); in rtc_get()
28 hour = readl(&rtc->hours); in rtc_get()
29 mday = readl(&rtc->day); in rtc_get()
30 wday = readl(&rtc->dotw); in rtc_get()
31 mon_cent = readl(&rtc->month); in rtc_get()
32 year = readl(&rtc->year); in rtc_get()
58 struct davinci_rtc *rtc = (struct davinci_rtc *)DAVINCI_RTC_BASE; in rtc_set() local
[all …]
H A Dmcfrtc.c25 volatile rtc_t *rtc = (rtc_t *) (CONFIG_SYS_MCFRTC_BASE); in rtc_get() local
30 rtc_days = rtc->days; in rtc_get()
31 rtc_hrs = rtc->hourmin >> 8; in rtc_get()
32 rtc_mins = RTC_HOURMIN_MINUTES(rtc->hourmin); in rtc_get()
36 tim = (tim * 60) + rtc->seconds; in rtc_get()
54 volatile rtc_t *rtc = (rtc_t *) (CONFIG_SYS_MCFRTC_BASE); in rtc_set() local
87 rtc->days = days; in rtc_set()
88 rtc->hourmin = (tmp->tm_hour << 8) | tmp->tm_min; in rtc_set()
89 rtc->seconds = tmp->tm_sec; in rtc_set()
96 volatile rtc_t *rtc = (rtc_t *) (CONFIG_SYS_MCFRTC_BASE); in rtc_reset() local
[all …]
H A Dftrtc010.c42 static struct ftrtc010 *rtc = (struct ftrtc010 *)CONFIG_FTRTC010_BASE; variable
46 writel(FTRTC010_CR_ENABLE, &rtc->cr); in ftrtc010_enable()
61 second = readl(&rtc->sec); in ftrtc010_time()
62 day = readl(&rtc->day); in ftrtc010_time()
63 hour = readl(&rtc->hour); in ftrtc010_time()
64 minute = readl(&rtc->min); in ftrtc010_time()
65 second2 = readl(&rtc->sec); in ftrtc010_time()
80 __func__, readl(&rtc->record)); in rtc_get()
83 now = (ftrtc010_time() + readl(&rtc->record)) / RTC_DIV_COUNT; in rtc_get()
85 now = ftrtc010_time() + readl(&rtc->record); in rtc_get()
[all …]
H A Dmc13xxx-rtc.c12 int rtc_get(struct rtc_time *rtc) in rtc_get() argument
38 rtc_to_tm(tim, rtc); in rtc_get()
40 rtc->tm_yday = 0; in rtc_get()
41 rtc->tm_isdst = 0; in rtc_get()
46 int rtc_set(struct rtc_time *rtc) in rtc_set() argument
53 time = rtc_mktime(rtc); in rtc_set()
H A DMakefile7 obj-$(CONFIG_$(SPL_TPL_)DM_RTC) += rtc-uclass.o
11 obj-y += rtc-lib.o
35 obj-$(CONFIG_RTC_MC13XXX) += mc13xxx-rtc.o
H A DKconfig13 drivers to perform the actual functions. See rtc.h for a
22 drivers to perform the actual functions. See rtc.h for a
31 drivers to perform the actual functions. See rtc.h for a
90 Enable Marvell RTC driver. This driver supports the rtc that is present
97 Enable s35392a driver which provides rtc get and set function.
/openbmc/qemu/hw/rtc/
H A Daspeed_rtc.c27 static void aspeed_rtc_calc_offset(AspeedRtcState *rtc) in aspeed_rtc_calc_offset() argument
31 uint32_t reg1 = rtc->reg[COUNTER1]; in aspeed_rtc_calc_offset()
32 uint32_t reg2 = rtc->reg[COUNTER2]; in aspeed_rtc_calc_offset()
44 rtc->offset = qemu_timedate_diff(&tm); in aspeed_rtc_calc_offset()
47 static uint32_t aspeed_rtc_get_counter(AspeedRtcState *rtc, int r) in aspeed_rtc_get_counter() argument
52 qemu_get_timedate(&now, rtc->offset); in aspeed_rtc_get_counter()
71 AspeedRtcState *rtc = opaque; in aspeed_rtc_read() local
78 if (rtc->reg[CONTROL] & RTC_ENABLED) { in aspeed_rtc_read()
79 rtc->reg[r] = aspeed_rtc_get_counter(rtc, r); in aspeed_rtc_read()
83 val = rtc->reg[r]; in aspeed_rtc_read()
[all …]
H A Dmeson.build7 system_ss.add(when: 'CONFIG_XLNX_ZYNQMP', if_true: files('xlnx-zynqmp-rtc.c'))
10 system_ss.add(when: 'CONFIG_SUN4V_RTC', if_true: files('sun4v-rtc.c'))
14 system_ss.add(when: 'CONFIG_ALLWINNER_H3', if_true: files('allwinner-rtc.c'))
H A Dtrace-events3 # allwinner-rtc.c
7 # sun4v-rtc.c
11 # xlnx-zynqmp-rtc.c
/openbmc/qemu/hw/ppc/
H A Dspapr_rtc.c39 void spapr_rtc_read(SpaprRtcState *rtc, struct tm *tm, uint32_t *ns) in spapr_rtc_read() argument
45 assert(rtc); in spapr_rtc_read()
47 guest_ns = host_ns + rtc->ns_offset; in spapr_rtc_read()
58 int spapr_rtc_import_offset(SpaprRtcState *rtc, int64_t legacy_offset) in spapr_rtc_import_offset() argument
60 if (!rtc) { in spapr_rtc_import_offset()
64 rtc->ns_offset = legacy_offset * NANOSECONDS_PER_SECOND; in spapr_rtc_import_offset()
82 spapr_rtc_read(&spapr->rtc, &tm, &ns); in rtas_get_time_of_day()
99 SpaprRtcState *rtc = &spapr->rtc; in rtas_set_time_of_day() local
124 qom_path = object_get_canonical_path(OBJECT(rtc)); in rtas_set_time_of_day()
129 rtc->ns_offset = (new_s * NANOSECONDS_PER_SECOND) - host_ns; in rtas_set_time_of_day()
[all …]
/openbmc/qemu/hw/m68k/
H A Dnext-cube.c111 NeXTRTC rtc; member
938 NeXTRTC *rtc = NEXT_RTC(opaque); in next_rtc_data_in_irq() local
940 if (rtc->phase < 8) { in next_rtc_data_in_irq()
941 rtc->command = (rtc->command << 1) | level; in next_rtc_data_in_irq()
943 if (rtc->phase == 7 && !next_rtc_cmd_is_write(rtc->command)) { in next_rtc_data_in_irq()
944 if (rtc->command <= 0x1f) { in next_rtc_data_in_irq()
946 rtc->retval = rtc->ram[rtc->command]; in next_rtc_data_in_irq()
948 if ((rtc->command >= 0x20) && (rtc->command <= 0x2f)) { in next_rtc_data_in_irq()
952 rtc->retval = 0; in next_rtc_data_in_irq()
954 switch (rtc->command) { in next_rtc_data_in_irq()
[all …]
/openbmc/u-boot/drivers/bootcount/
H A Drtc.c14 struct udevice *rtc; member
23 if (rtc_write16(priv->rtc, priv->offset, val) < 0) { in bootcount_rtc_set()
36 if (rtc_read16(priv->rtc, priv->offset, &val) < 0) { in bootcount_rtc_get()
54 struct udevice *rtc; in bootcount_rtc_probe() local
61 if (uclass_get_device_by_ofnode(UCLASS_RTC, phandle_args.node, &rtc)) { in bootcount_rtc_probe()
66 priv->rtc = rtc; in bootcount_rtc_probe()
/openbmc/u-boot/arch/arm/mach-omap2/am33xx/
H A Dboard.c324 static void rtc32k_unlock(struct davinci_rtc *rtc) in rtc32k_unlock() argument
331 writel(RTC_KICK0R_WE, &rtc->kick0r); in rtc32k_unlock()
332 writel(RTC_KICK1R_WE, &rtc->kick1r); in rtc32k_unlock()
351 struct davinci_rtc *rtc = (struct davinci_rtc *)RTC_BASE; in update_rtc_magic() local
356 rtc32k_unlock(rtc); in update_rtc_magic()
359 writel(magic, &rtc->scratch1); in update_rtc_magic()
389 struct davinci_rtc *rtc = (struct davinci_rtc *)RTC_BASE; in rtc32k_enable() local
391 rtc32k_unlock(rtc); in rtc32k_enable()
394 writel((1 << 3) | (1 << 6), &rtc->osc); in rtc32k_enable()
434 struct davinci_rtc *rtc = (struct davinci_rtc *)RTC_BASE; in rtc_only() local
[all …]
/openbmc/qemu/hw/i386/
H A Dmonitor.c40 if (x86ms->rtc) { in qmp_rtc_reset_reinjection()
41 rtc_reset_reinjection(MC146818_RTC(x86ms->rtc)); in qmp_rtc_reset_reinjection()
44 assert(!x86ms->rtc); in qmp_rtc_reset_reinjection()
/openbmc/u-boot/arch/arm/dts/
H A Dkirkwood-6192.dtsi58 rtc: rtc@10300 { label
59 compatible = "marvell,kirkwood-rtc", "marvell,orion-rtc";
H A Dkirkwood-6281.dtsi58 rtc: rtc@10300 { label
59 compatible = "marvell,kirkwood-rtc", "marvell,orion-rtc";
H A Dat91sam9g45-corvus.dts77 rtc@fffffd20 {
78 atmel,rtt-rtc-time-reg = <&gpbr 0x0>;
86 rtc@fffffdb0 {
H A Dsocfpga_cyclone5_socrates.dts47 rtc: rtc@68 { label
/openbmc/openbmc/poky/meta/recipes-core/udev/udev-extraconf/
H A Dlocalextra.rules16 # The first rtc device is symlinked to /dev/rtc
17 KERNEL=="rtc0", SYMLINK+="rtc"
/openbmc/qemu/hw/timer/
H A Dstellaris-gptm.c83 s->rtc++; in gptm_tick()
85 if (s->rtc > match) in gptm_tick()
86 s->rtc = 0; in gptm_tick()
87 if (s->rtc == 0) { in gptm_tick()
141 return s->rtc; in gptm_read()
264 VMSTATE_UINT32(rtc, gptm_state),
/openbmc/u-boot/arch/mips/dts/
H A Djz4780.dtsi33 rtc: rtc { label
43 clocks = <&ext>, <&rtc>;
44 clock-names = "ext", "rtc";
/openbmc/qemu/hw/intc/
H A Driscv_aclint.c68 uint64_t rtc = cpu_riscv_read_rtc(mtimer); in riscv_aclint_mtimer_write_timecmp() local
74 if (mtimer->timecmp[hartid] <= rtc) { in riscv_aclint_mtimer_write_timecmp()
85 diff = mtimer->timecmp[hartid] - rtc; in riscv_aclint_mtimer_write_timecmp()
154 uint64_t rtc = cpu_riscv_read_rtc(mtimer); in riscv_aclint_mtimer_read() local
155 return (size == 4) ? (rtc & 0xFFFFFFFF) : rtc; in riscv_aclint_mtimer_read()
212 uint64_t rtc = cpu_riscv_read_rtc(mtimer); in riscv_aclint_mtimer_write() local
217 mtimer->time_delta = ((rtc & ~0xFFFFFFFFULL) | value) - rtc_r; in riscv_aclint_mtimer_write()
225 mtimer->time_delta = (value << 32 | (rtc & 0xFFFFFFFF)) - rtc_r; in riscv_aclint_mtimer_write()
/openbmc/openbmc/meta-ibm/meta-palmetto/recipes-phosphor/sensors/phosphor-hwmon/obmc/hwmon/ahb/apb/bus@1e78a000/i2c@40/
H A Drtc@68.conf1 LABEL_temp1=rtc
/openbmc/qemu/hw/arm/
H A Dmusca.c81 PL031State rtc; member
279 PL031State *rtc = opaque; in make_rtc() local
281 object_initialize_child(OBJECT(mms), name, rtc, TYPE_PL031); in make_rtc()
282 sysbus_realize(SYS_BUS_DEVICE(rtc), &error_fatal); in make_rtc()
283 sysbus_connect_irq(SYS_BUS_DEVICE(rtc), 0, get_sse_irq_in(mms, 39)); in make_rtc()
284 return sysbus_mmio_get_region(SYS_BUS_DEVICE(rtc), 0); in make_rtc()
330 { "rtc", make_rtc, &mms->rtc, 0x8000, 0x1000 }, in make_musca_a_devs()
495 { "rtc", make_rtc, &mms->rtc, 0x4010d000, 0x1000 }, in musca_init()

12345678910>>...14