Home
last modified time | relevance | path

Searched refs:mtk_clk_gate_ops_no_setclr_inv (Results 1 – 25 of 33) sorted by relevance

12

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt7986-eth.c24 GATE_MTK(_id, _name, _parent, &sgmii0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
40 GATE_MTK(_id, _name, _parent, &sgmii1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
56 GATE_MTK(_id, _name, _parent, &eth_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt8188-wpe.c35 GATE_MTK(_id, _name, _parent, &wpe_top_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
38 GATE_MTK(_id, _name, _parent, &wpe_vpp0_0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
41 GATE_MTK(_id, _name, _parent, &wpe_vpp0_1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt8183-ipu_conn.c54 &mtk_clk_gate_ops_no_setclr_inv)
58 &mtk_clk_gate_ops_no_setclr_inv)
62 &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt7981-eth.c31 .ops = &mtk_clk_gate_ops_no_setclr_inv, \
53 .ops = &mtk_clk_gate_ops_no_setclr_inv, \
75 .ops = &mtk_clk_gate_ops_no_setclr_inv, \
H A Dclk-mt8195-wpe.c32 GATE_MTK(_id, _name, _parent, &wpe_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
35 GATE_MTK(_id, _name, _parent, &wpe_vpp0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
38 GATE_MTK(_id, _name, _parent, &wpe_vpp1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt7622-eth.c18 GATE_MTK(_id, _name, _parent, &eth_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
41 GATE_MTK(_id, _name, _parent, &sgmii_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt7629-hif.c18 GATE_MTK(_id, _name, _parent, &pcie_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
21 GATE_MTK(_id, _name, _parent, &ssusb_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt7622-hif.c18 GATE_MTK(_id, _name, _parent, &pcie_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
21 GATE_MTK(_id, _name, _parent, &ssusb_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt7629-eth.c18 GATE_MTK(_id, _name, _parent, &eth_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
41 GATE_MTK(_id, _name, _parent, &sgmii_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt8183-ipu_adl.c22 &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt6765-mipi0a.c22 GATE_MTK(_id, _name, _parent, &mipi0a_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt8186-wpe.c20 GATE_MTK(_id, _name, _parent, &wpe_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt2701-hif.c20 GATE_MTK(_id, _name, _parent, &hif_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt8192-msdc.c22 GATE_MTK(_id, _name, _parent, &msdc_top_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt2701-eth.c20 GATE_MTK(_id, _name, _parent, &eth_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-gate.h21 extern const struct clk_ops mtk_clk_gate_ops_no_setclr_inv;
H A Dclk-gate.c148 const struct clk_ops mtk_clk_gate_ops_no_setclr_inv = { variable
153 EXPORT_SYMBOL_GPL(mtk_clk_gate_ops_no_setclr_inv);
H A Dclk-mt8186-vdec.c43 GATE_MTK(_id, _name, _parent, &vdec1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt8188-apmixedsys.c22 GATE_MTK(_id, _name, _parent, &apmixed_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt7622-apmixedsys.c56 &mtk_clk_gate_ops_no_setclr_inv, CLK_IS_CRITICAL)
H A Dclk-mt8195-vdo1.c60 GATE_MTK(_id, _name, _parent, &vdo1_4_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt8183-apmixedsys.c26 _shift, &mtk_clk_gate_ops_no_setclr_inv, _flags)
H A Dclk-mt8188-topckgen.c1201 GATE_MTK(_id, _name, _parent, &top0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
1204 GATE_MTK(_id, _name, _parent, &top1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt8183.c641 &mtk_clk_gate_ops_no_setclr_inv)
817 &mtk_clk_gate_ops_no_setclr_inv)
H A Dclk-mt2712.c819 GATE_MTK(_id, _name, _parent, &top1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
881 GATE_MTK(_id, _name, _parent, &peri2_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)

12