Home
last modified time | relevance | path

Searched refs:mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_2_0_3_offset.h34 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR … macro
H A Ddpcs_3_0_3_offset.h23 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR … macro
H A Ddpcs_2_1_0_offset.h36 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR … macro
H A Ddpcs_3_0_0_offset.h23 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR … macro
H A Ddpcs_2_0_0_offset.h36 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_2_d.h10030 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR 0x48d8 macro