Home
last modified time | relevance | path

Searched refs:gpu_addr (Results 1 – 25 of 150) sorted by relevance

123456

/openbmc/linux/drivers/gpu/drm/radeon/
H A Dr600_dma.c150 WREG32(DMA_RB_BASE, ring->gpu_addr >> 8); in r600_dma_resume()
236 u64 gpu_addr; in r600_dma_ring_test() local
243 gpu_addr = rdev->wb.gpu_addr + index; in r600_dma_ring_test()
254 radeon_ring_write(ring, lower_32_bits(gpu_addr)); in r600_dma_ring_test()
290 u64 addr = rdev->fence_drv[fence->ring].gpu_addr; in r600_dma_fence_ring_emit()
317 u64 addr = semaphore->gpu_addr; in r600_dma_semaphore_ring_emit()
343 u64 gpu_addr; in r600_dma_ib_test() local
350 gpu_addr = rdev->wb.gpu_addr + index; in r600_dma_ib_test()
359 ib.ptr[1] = lower_32_bits(gpu_addr); in r600_dma_ib_test()
360 ib.ptr[2] = upper_32_bits(gpu_addr) & 0xff; in r600_dma_ib_test()
[all …]
H A Duvd_v4_2.c47 addr = (rdev->uvd.gpu_addr + 0x200) >> 3; in uvd_v4_2_resume()
49 addr = rdev->uvd.gpu_addr >> 3; in uvd_v4_2_resume()
67 addr = (rdev->uvd.gpu_addr >> 28) & 0xF; in uvd_v4_2_resume()
71 addr = (rdev->uvd.gpu_addr >> 32) & 0xFF; in uvd_v4_2_resume()
H A Duvd_v2_2.c43 uint64_t addr = rdev->fence_drv[fence->ring].gpu_addr; in uvd_v2_2_fence_emit()
77 uint64_t addr = semaphore->gpu_addr; in uvd_v2_2_semaphore_emit()
113 addr = rdev->uvd.gpu_addr >> 3; in uvd_v2_2_resume()
130 addr = (rdev->uvd.gpu_addr >> 28) & 0xF; in uvd_v2_2_resume()
134 addr = (rdev->uvd.gpu_addr >> 32) & 0xFF; in uvd_v2_2_resume()
H A Dcik_sdma.c155 radeon_ring_write(ring, upper_32_bits(ib->gpu_addr)); in cik_sdma_ring_ib_execute()
203 u64 addr = rdev->fence_drv[fence->ring].gpu_addr; in cik_sdma_fence_ring_emit()
232 u64 addr = semaphore->gpu_addr; in cik_sdma_semaphore_ring_emit()
651 u64 gpu_addr; in cik_sdma_ring_test() local
658 gpu_addr = rdev->wb.gpu_addr + index; in cik_sdma_ring_test()
669 radeon_ring_write(ring, lower_32_bits(gpu_addr)); in cik_sdma_ring_test()
670 radeon_ring_write(ring, upper_32_bits(gpu_addr)); in cik_sdma_ring_test()
708 u64 gpu_addr; in cik_sdma_ib_test() local
715 gpu_addr = rdev->wb.gpu_addr + index; in cik_sdma_ib_test()
727 ib.ptr[1] = lower_32_bits(gpu_addr); in cik_sdma_ib_test()
[all …]
H A Dradeon_semaphore.c51 (*semaphore)->gpu_addr = radeon_sa_bo_gpu_addr((*semaphore)->sa_bo); in radeon_semaphore_create()
69 ring->last_semaphore_signal_addr = semaphore->gpu_addr; in radeon_semaphore_emit_signal()
86 ring->last_semaphore_wait_addr = semaphore->gpu_addr; in radeon_semaphore_emit_wait()
H A Duvd_v1_0.c85 uint64_t addr = rdev->fence_drv[fence->ring].gpu_addr; in uvd_v1_0_fence_emit()
121 addr = (rdev->uvd.gpu_addr >> 3) + 16; in uvd_v1_0_resume()
138 addr = (rdev->uvd.gpu_addr >> 28) & 0xF; in uvd_v1_0_resume()
142 addr = (rdev->uvd.gpu_addr >> 32) & 0xFF; in uvd_v1_0_resume()
364 WREG32(UVD_LMI_EXT40_ADDR, upper_32_bits(ring->gpu_addr) | in uvd_v1_0_start()
374 WREG32(UVD_RBC_RB_BASE, ring->gpu_addr); in uvd_v1_0_start()
487 radeon_ring_write(ring, ib->gpu_addr); in uvd_v1_0_ib_execute()
H A Dvce_v1_0.c218 uint64_t addr = rdev->vce.gpu_addr; in vce_v1_0_resume()
300 WREG32(VCE_RB_BASE_LO, ring->gpu_addr); in vce_v1_0_start()
301 WREG32(VCE_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in vce_v1_0_start()
307 WREG32(VCE_RB_BASE_LO2, ring->gpu_addr); in vce_v1_0_start()
308 WREG32(VCE_RB_BASE_HI2, upper_32_bits(ring->gpu_addr)); in vce_v1_0_start()
H A Devergreen_dma.c44 u64 addr = rdev->fence_drv[fence->ring].gpu_addr; in evergreen_dma_fence_ring_emit()
88 radeon_ring_write(ring, (ib->gpu_addr & 0xFFFFFFE0)); in evergreen_dma_ring_ib_execute()
89 radeon_ring_write(ring, (ib->length_dw << 12) | (upper_32_bits(ib->gpu_addr) & 0xFF)); in evergreen_dma_ring_ib_execute()
H A Dradeon_trace.h177 __field(uint64_t, gpu_addr)
183 __entry->gpu_addr = sem->gpu_addr;
187 __entry->waiters, __entry->gpu_addr)
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_ih.c69 ih->gpu_addr = dma_addr; in amdgpu_ih_ring_init()
89 &ih->ring_obj, &ih->gpu_addr, in amdgpu_ih_ring_init()
97 ih->wptr_addr = adev->wb.gpu_addr + wptr_offs * 4; in amdgpu_ih_ring_init()
99 ih->rptr_addr = adev->wb.gpu_addr + rptr_offs * 4; in amdgpu_ih_ring_init()
128 (void *)ih->ring, ih->gpu_addr); in amdgpu_ih_ring_fini()
131 amdgpu_bo_free_kernel(&ih->ring_obj, &ih->gpu_addr, in amdgpu_ih_ring_fini()
133 amdgpu_device_wb_free(adev, (ih->wptr_addr - ih->gpu_addr) / 4); in amdgpu_ih_ring_fini()
134 amdgpu_device_wb_free(adev, (ih->rptr_addr - ih->gpu_addr) / 4); in amdgpu_ih_ring_fini()
H A Dvcn_v2_0.c349 lower_32_bits(adev->vcn.inst->gpu_addr)); in vcn_v2_0_mc_resume()
906 (upper_32_bits(ring->gpu_addr) >> 2)); in vcn_v2_0_start_dpg_mode()
910 lower_32_bits(ring->gpu_addr)); in vcn_v2_0_start_dpg_mode()
912 upper_32_bits(ring->gpu_addr)); in vcn_v2_0_start_dpg_mode()
1070 lower_32_bits(ring->gpu_addr)); in vcn_v2_0_start()
1072 upper_32_bits(ring->gpu_addr)); in vcn_v2_0_start()
1792 uint64_t addr = table->gpu_addr; in vcn_v2_0_start_mmsch()
1954 lower_32_bits(ring->gpu_addr)); in vcn_v2_0_start_sriov()
1957 upper_32_bits(ring->gpu_addr)); in vcn_v2_0_start_sriov()
1968 lower_32_bits(ring->gpu_addr)); in vcn_v2_0_start_sriov()
[all …]
H A Dvce_v4_0.c157 uint64_t addr = table->gpu_addr; in vce_v4_0_mmsch_start()
235 lower_32_bits(ring->gpu_addr)); in vce_v4_0_sriov_start()
237 upper_32_bits(ring->gpu_addr)); in vce_v4_0_sriov_start()
263 adev->vce.gpu_addr >> 8); in vce_v4_0_sriov_start()
266 (adev->vce.gpu_addr >> 40) & 0xff); in vce_v4_0_sriov_start()
273 adev->vce.gpu_addr >> 8); in vce_v4_0_sriov_start()
276 (adev->vce.gpu_addr >> 40) & 0xff); in vce_v4_0_sriov_start()
279 adev->vce.gpu_addr >> 8); in vce_v4_0_sriov_start()
282 (adev->vce.gpu_addr >> 40) & 0xff); in vce_v4_0_sriov_start()
663 (adev->vce.gpu_addr >> 8)); in vce_v4_0_mc_resume()
[all …]
H A Dvcn_v2_5.c433 lower_32_bits(adev->vcn.inst[i].gpu_addr)); in vcn_v2_5_mc_resume()
938 (upper_32_bits(ring->gpu_addr) >> 2)); in vcn_v2_5_start_dpg_mode()
942 lower_32_bits(ring->gpu_addr)); in vcn_v2_5_start_dpg_mode()
944 upper_32_bits(ring->gpu_addr)); in vcn_v2_5_start_dpg_mode()
1122 lower_32_bits(ring->gpu_addr)); in vcn_v2_5_start()
1124 upper_32_bits(ring->gpu_addr)); in vcn_v2_5_start()
1160 uint64_t addr = table->gpu_addr; in vcn_v2_5_mmsch_start()
1310 lower_32_bits(ring->gpu_addr)); in vcn_v2_5_sriov_start()
1313 upper_32_bits(ring->gpu_addr)); in vcn_v2_5_sriov_start()
1323 lower_32_bits(ring->gpu_addr)); in vcn_v2_5_sriov_start()
[all …]
H A Damdgpu_sa.c54 &sa_manager->bo, &sa_manager->gpu_addr, in amdgpu_sa_bo_manager_init()
76 amdgpu_bo_free_kernel(&sa_manager->bo, &sa_manager->gpu_addr, &sa_manager->cpu_ptr); in amdgpu_sa_bo_manager_fini()
114 drm_suballoc_dump_debug_info(&sa_manager->base, &p, sa_manager->gpu_addr); in amdgpu_sa_bo_dump_debug_info()
H A Dsi_dma.c74 amdgpu_ring_write(ring, (ib->gpu_addr & 0xFFFFFFE0)); in si_dma_ring_emit_ib()
160 WREG32(DMA_RB_BASE + sdma_offsets[i], ring->gpu_addr >> 8); in si_dma_start()
204 u64 gpu_addr; in si_dma_ring_test_ring() local
210 gpu_addr = adev->wb.gpu_addr + (index * 4); in si_dma_ring_test_ring()
219 amdgpu_ring_write(ring, lower_32_bits(gpu_addr)); in si_dma_ring_test_ring()
220 amdgpu_ring_write(ring, upper_32_bits(gpu_addr) & 0xff); in si_dma_ring_test_ring()
255 u64 gpu_addr; in si_dma_ring_test_ib() local
262 gpu_addr = adev->wb.gpu_addr + (index * 4); in si_dma_ring_test_ib()
272 ib.ptr[1] = lower_32_bits(gpu_addr); in si_dma_ring_test_ib()
273 ib.ptr[2] = upper_32_bits(gpu_addr) & 0xff; in si_dma_ring_test_ib()
[all …]
H A Dvcn_v4_0_3.c353 lower_32_bits(adev->vcn.inst[inst_idx].gpu_addr)); in vcn_v4_0_3_mc_resume()
356 upper_32_bits(adev->vcn.inst[inst_idx].gpu_addr)); in vcn_v4_0_3_mc_resume()
819 lower_32_bits(ring->gpu_addr)); in vcn_v4_0_3_start_dpg_mode()
821 upper_32_bits(ring->gpu_addr)); in vcn_v4_0_3_start_dpg_mode()
914 lower_32_bits(adev->vcn.inst[i].gpu_addr)); in vcn_v4_0_3_start_sriov()
917 upper_32_bits(adev->vcn.inst[i].gpu_addr)); in vcn_v4_0_3_start_sriov()
928 cache_addr = adev->vcn.inst[vcn_inst].gpu_addr + offset; in vcn_v4_0_3_start_sriov()
958 rb_enc_addr = ring_enc->gpu_addr; in vcn_v4_0_3_start_sriov()
987 ctx_addr = table->gpu_addr; in vcn_v4_0_3_start_sriov()
1183 lower_32_bits(ring->gpu_addr)); in vcn_v4_0_3_start()
[all …]
H A Dvcn_v1_0.c320 lower_32_bits(adev->vcn.inst->gpu_addr)); in vcn_v1_0_mc_resume_spg_mode()
322 upper_32_bits(adev->vcn.inst->gpu_addr)); in vcn_v1_0_mc_resume_spg_mode()
924 (upper_32_bits(ring->gpu_addr) >> 2)); in vcn_v1_0_start_spg_mode()
928 lower_32_bits(ring->gpu_addr)); in vcn_v1_0_start_spg_mode()
930 upper_32_bits(ring->gpu_addr)); in vcn_v1_0_start_spg_mode()
1082 (upper_32_bits(ring->gpu_addr) >> 2)); in vcn_v1_0_start_dpg_mode()
1086 lower_32_bits(ring->gpu_addr)); in vcn_v1_0_start_dpg_mode()
1088 upper_32_bits(ring->gpu_addr)); in vcn_v1_0_start_dpg_mode()
1313 lower_32_bits(ring->gpu_addr)); in vcn_v1_0_pause_dpg_mode()
1315 upper_32_bits(ring->gpu_addr)); in vcn_v1_0_pause_dpg_mode()
[all …]
H A Dvcn_v3_0.c463 lower_32_bits(adev->vcn.inst[inst].gpu_addr)); in vcn_v3_0_mc_resume()
1063 (upper_32_bits(ring->gpu_addr) >> 2)); in vcn_v3_0_start_dpg_mode()
1067 lower_32_bits(ring->gpu_addr)); in vcn_v3_0_start_dpg_mode()
1069 upper_32_bits(ring->gpu_addr)); in vcn_v3_0_start_dpg_mode()
1244 lower_32_bits(ring->gpu_addr)); in vcn_v3_0_start()
1246 upper_32_bits(ring->gpu_addr)); in vcn_v3_0_start()
1348 lower_32_bits(adev->vcn.inst[i].gpu_addr)); in vcn_v3_0_start_sriov()
1351 upper_32_bits(adev->vcn.inst[i].gpu_addr)); in vcn_v3_0_start_sriov()
1394 rb_addr = ring->gpu_addr; in vcn_v3_0_start_sriov()
1408 rb_addr = ring->gpu_addr; in vcn_v3_0_start_sriov()
[all …]
H A Dvce_v3_0.c283 WREG32(mmVCE_RB_BASE_LO, ring->gpu_addr); in vce_v3_0_start()
284 WREG32(mmVCE_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in vce_v3_0_start()
290 WREG32(mmVCE_RB_BASE_LO2, ring->gpu_addr); in vce_v3_0_start()
291 WREG32(mmVCE_RB_BASE_HI2, upper_32_bits(ring->gpu_addr)); in vce_v3_0_start()
297 WREG32(mmVCE_RB_BASE_LO3, ring->gpu_addr); in vce_v3_0_start()
298 WREG32(mmVCE_RB_BASE_HI3, upper_32_bits(ring->gpu_addr)); in vce_v3_0_start()
569 WREG32(mmVCE_LMI_VCPU_CACHE_40BIT_BAR0, (adev->vce.gpu_addr >> 8)); in vce_v3_0_mc_resume()
573 WREG32(mmVCE_LMI_VCPU_CACHE_40BIT_BAR, (adev->vce.gpu_addr >> 8)); in vce_v3_0_mc_resume()
871 amdgpu_ring_write(ring, lower_32_bits(ib->gpu_addr)); in vce_v3_0_ring_emit_ib()
872 amdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr)); in vce_v3_0_ring_emit_ib()
[all …]
H A Duvd_v7_0.c692 lower_32_bits(adev->uvd.inst[i].gpu_addr)); in uvd_v7_0_mc_resume()
694 upper_32_bits(adev->uvd.inst[i].gpu_addr)); in uvd_v7_0_mc_resume()
732 uint64_t addr = table->gpu_addr; in uvd_v7_0_mmsch_start()
834 lower_32_bits(adev->uvd.inst[i].gpu_addr)); in uvd_v7_0_sriov_start()
836 upper_32_bits(adev->uvd.inst[i].gpu_addr)); in uvd_v7_0_sriov_start()
1095 (upper_32_bits(ring->gpu_addr) >> 2)); in uvd_v7_0_start()
1099 lower_32_bits(ring->gpu_addr)); in uvd_v7_0_start()
1101 upper_32_bits(ring->gpu_addr)); in uvd_v7_0_start()
1331 amdgpu_ring_write(ring, lower_32_bits(ib->gpu_addr)); in uvd_v7_0_ring_emit_ib()
1334 amdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr)); in uvd_v7_0_ring_emit_ib()
[all …]
H A Dvcn_v4_0.c393 lower_32_bits(adev->vcn.inst[inst].gpu_addr)); in vcn_v4_0_mc_resume()
395 upper_32_bits(adev->vcn.inst[inst].gpu_addr)); in vcn_v4_0_mc_resume()
403 lower_32_bits(adev->vcn.inst[inst].gpu_addr + offset)); in vcn_v4_0_mc_resume()
405 upper_32_bits(adev->vcn.inst[inst].gpu_addr + offset)); in vcn_v4_0_mc_resume()
419 lower_32_bits(adev->vcn.inst[inst].fw_shared.gpu_addr)); in vcn_v4_0_mc_resume()
1284 lower_32_bits(adev->vcn.inst[i].gpu_addr)); in vcn_v4_0_start_sriov()
1287 upper_32_bits(adev->vcn.inst[i].gpu_addr)); in vcn_v4_0_start_sriov()
1298 cache_addr = adev->vcn.inst[i].gpu_addr + offset; in vcn_v4_0_start_sriov()
1312 cache_addr = adev->vcn.inst[i].gpu_addr + offset + in vcn_v4_0_start_sriov()
1332 rb_enc_addr = ring_enc->gpu_addr; in vcn_v4_0_start_sriov()
[all …]
H A Dsdma_v2_4.c259 amdgpu_ring_write(ring, lower_32_bits(ib->gpu_addr) & 0xffffffe0); in sdma_v2_4_ring_emit_ib()
260 amdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr)); in sdma_v2_4_ring_emit_ib()
542 u64 gpu_addr; in sdma_v2_4_ring_test_ring() local
548 gpu_addr = adev->wb.gpu_addr + (index * 4); in sdma_v2_4_ring_test_ring()
558 amdgpu_ring_write(ring, lower_32_bits(gpu_addr)); in sdma_v2_4_ring_test_ring()
559 amdgpu_ring_write(ring, upper_32_bits(gpu_addr)); in sdma_v2_4_ring_test_ring()
595 u64 gpu_addr; in sdma_v2_4_ring_test_ib() local
602 gpu_addr = adev->wb.gpu_addr + (index * 4); in sdma_v2_4_ring_test_ib()
613 ib.ptr[1] = lower_32_bits(gpu_addr); in sdma_v2_4_ring_test_ib()
614 ib.ptr[2] = upper_32_bits(gpu_addr); in sdma_v2_4_ring_test_ib()
[all …]
H A Dcik_sdma.c233 amdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr) & 0xffffffff); in cik_sdma_ring_emit_ib()
476 WREG32(mmSDMA0_GFX_RB_BASE + sdma_offsets[i], ring->gpu_addr >> 8); in cik_sdma_gfx_resume()
610 u64 gpu_addr; in cik_sdma_ring_test_ring() local
616 gpu_addr = adev->wb.gpu_addr + (index * 4); in cik_sdma_ring_test_ring()
625 amdgpu_ring_write(ring, lower_32_bits(gpu_addr)); in cik_sdma_ring_test_ring()
626 amdgpu_ring_write(ring, upper_32_bits(gpu_addr)); in cik_sdma_ring_test_ring()
662 u64 gpu_addr; in cik_sdma_ring_test_ib() local
669 gpu_addr = adev->wb.gpu_addr + (index * 4); in cik_sdma_ring_test_ib()
680 ib.ptr[1] = lower_32_bits(gpu_addr); in cik_sdma_ring_test_ib()
681 ib.ptr[2] = upper_32_bits(gpu_addr); in cik_sdma_ring_test_ib()
[all …]
H A Dsdma_v4_4_2.c323 amdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr)); in sdma_v4_4_2_ring_emit_ib()
649 WREG32_SDMA(i, regSDMA_GFX_RB_BASE, ring->gpu_addr >> 8); in sdma_v4_4_2_gfx_resume()
966 u64 gpu_addr; in sdma_v4_4_2_ring_test_ring() local
972 gpu_addr = adev->wb.gpu_addr + (index * 4); in sdma_v4_4_2_ring_test_ring()
982 amdgpu_ring_write(ring, lower_32_bits(gpu_addr)); in sdma_v4_4_2_ring_test_ring()
983 amdgpu_ring_write(ring, upper_32_bits(gpu_addr)); in sdma_v4_4_2_ring_test_ring()
1020 u64 gpu_addr; in sdma_v4_4_2_ring_test_ib() local
1026 gpu_addr = adev->wb.gpu_addr + (index * 4); in sdma_v4_4_2_ring_test_ib()
1037 ib.ptr[1] = lower_32_bits(gpu_addr); in sdma_v4_4_2_ring_test_ib()
1038 ib.ptr[2] = upper_32_bits(gpu_addr); in sdma_v4_4_2_ring_test_ib()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_mqd_manager.c58 mqd_mem_obj->gpu_addr = dev->dqm->hiq_sdma_mqd.gpu_addr; in allocate_hiq_mqd()
84 mqd_mem_obj->gpu_addr = dev->dqm->hiq_sdma_mqd.gpu_addr + offset; in allocate_sdma_mqd()
283 mqd_mem_obj->gpu_addr = dev->dqm->hiq_sdma_mqd.gpu_addr + offset; in kfd_get_hiq_xcc_mqd()

123456