Home
last modified time | relevance | path

Searched refs:get_reg_field_value (Results 1 – 25 of 33) sorted by relevance

12

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce120/
H A Ddce120_timing_generator.c177 uint32_t field = get_reg_field_value( in dce120_timing_generator_get_vblank_counter()
194 position->horizontal_count = get_reg_field_value(value, in dce120_timing_generator_get_crtc_position()
197 position->vertical_count = get_reg_field_value(value, in dce120_timing_generator_get_crtc_position()
205 position->nominal_vcount = get_reg_field_value(value, in dce120_timing_generator_get_crtc_position()
256 get_reg_field_value(value_crtc_vtotal, in dce120_timing_generator_setup_global_swap_lock()
319 if (get_reg_field_value(pol_value, in dce120_timing_generator_enable_reset_trigger()
379 return get_reg_field_value(value, in dce120_timing_generator_did_triggered_reset_occur()
610 *v_blank_end = get_reg_field_value(v_blank_start_end, in dce120_timing_generator_get_crtc_scanoutpos()
717 if (get_reg_field_value( in dce120_tg_is_blanked()
721 get_reg_field_value( in dce120_tg_is_blanked()
[all …]
H A Ddce120_hw_sequencer.c115 chunk_int = get_reg_field_value(
120 chunk_mul = get_reg_field_value(
H A Ddce120_resource.c670 straps->audio_stream_number = get_reg_field_value(reg_val, in read_dce_straps()
673 straps->hdmi_disable = get_reg_field_value(reg_val, in read_dce_straps()
678 straps->dc_pinstraps_audio = get_reg_field_value(reg_val, in read_dce_straps()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_timing_generator.c200 struc_en = get_reg_field_value(
205 struc_stereo_sel_ovr = get_reg_field_value(
517 uint32_t field = get_reg_field_value( in dce110_timing_generator_get_vblank_counter()
546 position->vertical_count = get_reg_field_value( in dce110_timing_generator_get_position()
582 *v_blank_start = get_reg_field_value(value, in dce110_timing_generator_get_crtc_scanoutpos()
585 *v_blank_end = get_reg_field_value(value, in dce110_timing_generator_get_crtc_scanoutpos()
1506 if (get_reg_field_value(pol_value, in dce110_timing_generator_enable_reset_trigger()
1782 bool force = get_reg_field_value(value, in dce110_timing_generator_did_triggered_reset_occur()
1785 bool vert_sync = get_reg_field_value(value1, in dce110_timing_generator_did_triggered_reset_occur()
1972 if (get_reg_field_value( in dce110_tg_is_blanked()
[all …]
H A Ddce110_timing_generator_v.c148 field = get_reg_field_value(value, CRTCV_STATUS, CRTC_V_BLANK); in dce110_timing_generator_v_is_in_vertical_blank()
162 h1 = get_reg_field_value( in dce110_timing_generator_v_is_counter_moving()
167 v1 = get_reg_field_value( in dce110_timing_generator_v_is_counter_moving()
174 h2 = get_reg_field_value( in dce110_timing_generator_v_is_counter_moving()
179 v2 = get_reg_field_value( in dce110_timing_generator_v_is_counter_moving()
606 uint32_t field = get_reg_field_value( in dce110_timing_generator_v_get_vblank_counter()
H A Ddce110_compressor.c120 if (get_reg_field_value( in wait_for_fbc_state_changed()
273 if (get_reg_field_value(value, FBC_STATUS, FBC_ENABLE_STATUS)) { in dce110_compressor_is_fbc_enabled_in_hw()
280 if (get_reg_field_value(value, FBC_MISC, FBC_STOP_ON_HFLIP_EVENT)) { in dce110_compressor_is_fbc_enabled_in_hw()
283 if (get_reg_field_value(value, FBC_CNTL, FBC_GRPH_COMP_EN)) { in dce110_compressor_is_fbc_enabled_in_hw()
H A Ddce110_opp_regamma_v.c72 if (get_reg_field_value(value, in power_on_lut()
75 get_reg_field_value(value, in power_on_lut()
H A Ddce110_transform_v.c192 get_reg_field_value(value, SCLV_MODE, SCL_MODE), in setup_scaling_configuration()
197 get_reg_field_value(value, SCLV_MODE, SCL_PSCL_EN), in setup_scaling_configuration()
308 if (get_reg_field_value( in program_multi_taps_filter()
H A Ddce110_opp_csc_v.c115 bool use_set_a = (get_reg_field_value(cntl_value, in program_color_matrix_v()
556 use_set_a = get_reg_field_value( in program_input_csc()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce112/
H A Ddce112_hw_sequencer.c79 chunk_int = get_reg_field_value( in dce112_init_pte()
84 chunk_mul = get_reg_field_value( in dce112_init_pte()
H A Ddce112_compressor.c300 if (get_reg_field_value( in wait_for_fbc_state_changed()
447 if (get_reg_field_value(value, FBC_STATUS, FBC_ENABLE_STATUS)) { in dce112_compressor_is_fbc_enabled_in_hw()
454 if (get_reg_field_value(value, FBC_MISC, FBC_STOP_ON_HFLIP_EVENT)) { in dce112_compressor_is_fbc_enabled_in_hw()
457 if (get_reg_field_value(value, FBC_CNTL, FBC_GRPH_COMP_EN)) { in dce112_compressor_is_fbc_enabled_in_hw()
473 return get_reg_field_value( in dce112_compressor_is_lpt_enabled_in_hw()
628 channels = get_reg_field_value(value_control, in dce112_compressor_enable_lpt()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_aux.c100 uint32_t field = get_reg_field_value( in is_engine_available()
113 uint32_t field = get_reg_field_value( in acquire_engine()
121 field = get_reg_field_value(value, in acquire_engine()
166 field = get_reg_field_value( in acquire_engine()
378 *returned_bytes = get_reg_field_value(value, in get_channel_status()
H A Ddce_audio.c451 field = get_reg_field_value(value, in dce_aud_az_configure()
975 port_connectivity = get_reg_field_value(value, in dce_aud_endpoint_valid()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce60/
H A Ddce60_timing_generator.c187 field = get_reg_field_value(value, CRTC_CONTROL, in dce60_is_tg_enabled()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dce80/
H A Dirq_service_dce80.c47 get_reg_field_value( in hpd_ack()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dce120/
H A Dirq_service_dce120.c47 get_reg_field_value( in hpd_ack()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dce60/
H A Dirq_service_dce60.c56 get_reg_field_value( in hpd_ack()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn303/
H A Dirq_service_dcn303.c65 uint32_t current_status = get_reg_field_value(value, HPD0_DC_HPD_INT_STATUS, DC_HPD_SENSE_DELAYED); in hpd_ack()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn201/
H A Dirq_service_dcn201.c90 get_reg_field_value( in hpd_ack()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/
H A Ddm_services.h96 #define get_reg_field_value(reg_value, reg_name, reg_field)\ macro
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn10/
H A Dirq_service_dcn10.c139 get_reg_field_value( in hpd_ack()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn20/
H A Dirq_service_dcn20.c142 get_reg_field_value( in hpd_ack()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dce110/
H A Dirq_service_dce110.c47 uint32_t current_status = get_reg_field_value(value, in hpd_ack()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn302/
H A Dirq_service_dcn302.c133 uint32_t current_status = get_reg_field_value(value, HPD0_DC_HPD_INT_STATUS, DC_HPD_SENSE_DELAYED); in hpd_ack()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn21/
H A Dirq_service_dcn21.c144 get_reg_field_value( in hpd_ack()

12