Home
last modified time | relevance | path

Searched refs:cgu (Results 1 – 9 of 9) sorted by relevance

/openbmc/u-boot/arch/mips/dts/
H A Djz4780.dtsi3 #include <dt-bindings/clock/jz4780-cgu.h>
39 cgu: jz4780-cgu@10000000 { label
40 compatible = "ingenic,jz4780-cgu";
55 clocks = <&cgu JZ4780_CLK_MSC0>;
63 clocks = <&cgu JZ4780_CLK_MSC1>;
77 clocks = <&ext>, <&cgu JZ4780_CLK_UART0>;
91 clocks = <&ext>, <&cgu JZ4780_CLK_UART1>;
105 clocks = <&ext>, <&cgu JZ4780_CLK_UART2>;
119 clocks = <&ext>, <&cgu JZ4780_CLK_UART3>;
133 clocks = <&ext>, <&cgu JZ4780_CLK_UART4>;
[all …]
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Dsnps,hsdk-cgu.txt8 - compatible: should be "snps,hsdk-cgu-clock"
15 preprocessor macros in the dt-bindings/clock/snps,hsdk-cgu.h headers and can be
20 cgu_clk: cgu-clk@f0000000 {
21 compatible = "snps,hsdk-cgu-clock";
/openbmc/u-boot/arch/arc/dts/
H A Dhsdk.dts8 #include "dt-bindings/clock/snps,hsdk-cgu.h"
59 cgu_clk: cgu-clk@f0000000 {
60 compatible = "snps,hsdk-cgu-clock";
/openbmc/u-boot/arch/mips/mach-jz47xx/jz4780/
H A Dpll.c440 static void cgu_mux_init(struct cgu_pll_select *cgu, unsigned int num) in cgu_mux_init() argument
447 writel(selectplls[cgu[i].pll] << cgu[i].pll_shift, in cgu_mux_init()
448 cpm_regs + cgu[i].reg); in cgu_mux_init()
/openbmc/u-boot/drivers/clk/
H A DMakefile23 obj-$(CONFIG_CLK_HSDK) += clk-hsdk-cgu.o
H A DKconfig66 bool "Enable cgu clock driver for HSDK"
69 Enable this to support the cgu clocks on Synopsys ARC HSDK
/openbmc/u-boot/
H A DMAINTAINERS66 F: drivers/clk/clk-hsdk-cgu.c
67 F: include/dt-bindings/clock/snps,hsdk-cgu.h
68 F: doc/device-tree-bindings/clock/snps,hsdk-cgu.txt
/openbmc/
Dopengrok1.0.log[all...]
Dopengrok2.0.log[all...]