Home
last modified time | relevance | path

Searched refs:SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h497 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT macro
H A Dsdma0_4_0_sh_mask.h498 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT 0xd macro
H A Dsdma0_4_2_2_sh_mask.h504 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT macro
H A Dsdma0_4_2_sh_mask.h498 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h936 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT 0xd macro
H A Doss_2_4_sh_mask.h1016 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT 0xd macro
H A Doss_3_0_1_sh_mask.h1034 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT 0xd macro
H A Doss_3_0_sh_mask.h1540 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT 0xd macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h189 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_sh_mask.h174 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT macro
H A Dgc_10_1_0_sh_mask.h206 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT macro
H A Dgc_11_0_3_sh_mask.h180 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT macro
H A Dgc_10_3_0_sh_mask.h207 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT macro