Home
last modified time | relevance | path

Searched refs:SCLK_I2S1 (Results 1 – 25 of 26) sorted by relevance

12

/openbmc/linux/include/dt-bindings/clock/
H A Dexynos7-clk.h117 #define SCLK_I2S1 25 macro
H A Drk3188-cru-common.h32 #define SCLK_I2S1 76 macro
H A Drk3128-cru.h29 #define SCLK_I2S1 81 macro
H A Drk3228-cru.h28 #define SCLK_I2S1 81 macro
H A Drv1108-cru.h26 #define SCLK_I2S1 76 macro
H A Dpx30-cru.h22 #define SCLK_I2S1 20 macro
H A Drk3328-cru.h31 #define SCLK_I2S1 42 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dexynos7420-clk.h120 #define SCLK_I2S1 25 macro
H A Drk3228-cru.h27 #define SCLK_I2S1 81 macro
H A Drk3188-cru-common.h32 #define SCLK_I2S1 76 macro
H A Drv1108-cru.h26 #define SCLK_I2S1 76 macro
H A Drk3328-cru.h30 #define SCLK_I2S1 42 macro
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Drockchip,rk3328-codec.yaml68 clocks = <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;
/openbmc/linux/drivers/clk/rockchip/
H A Dclk-rk3128.c368 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
H A Dclk-rk3228.c434 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
H A Dclk-rk3328.c387 GATE(SCLK_I2S1, "clk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
H A Dclk-rv1108.c521 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
H A Dclk-rk3188.c551 MUX(SCLK_I2S1, "sclk_i2s1", mux_sclk_i2s1_p, CLK_SET_RATE_PARENT,
H A Dclk-px30.c638 GATE(SCLK_I2S1, "clk_i2s1", "clk_i2s1_mux", CLK_SET_RATE_PARENT,
/openbmc/u-boot/arch/arm/dts/
H A Drk322x.dtsi133 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
H A Drk3328.dtsi146 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos7.c794 GATE(SCLK_I2S1, "sclk_i2s1_user", "sclk_i2s1",
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drk3066a.dtsi177 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1>;
H A Drk322x.dtsi140 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3328.dtsi229 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
765 clocks = <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;

12