Home
last modified time | relevance | path

Searched refs:Rd (Results 1 – 23 of 23) sorted by relevance

/openbmc/linux/arch/arm64/net/
H A Dbpf_jit.h155 #define A64_ADDSUB_IMM(sf, Rd, Rn, imm12, type) \ argument
156 aarch64_insn_gen_add_sub_imm(Rd, Rn, imm12, \
159 #define A64_ADD_I(sf, Rd, Rn, imm12) A64_ADDSUB_IMM(sf, Rd, Rn, imm12, ADD) argument
160 #define A64_SUB_I(sf, Rd, Rn, imm12) A64_ADDSUB_IMM(sf, Rd, Rn, imm12, SUB) argument
161 #define A64_ADDS_I(sf, Rd, Rn, imm12) \ argument
162 A64_ADDSUB_IMM(sf, Rd, Rn, imm12, ADD_SETFLAGS)
163 #define A64_SUBS_I(sf, Rd, Rn, imm12) \ argument
164 A64_ADDSUB_IMM(sf, Rd, Rn, imm12, SUB_SETFLAGS)
170 #define A64_MOV(sf, Rd, Rn) A64_ADD_I(sf, Rd, Rn, 0) argument
173 #define A64_BITFIELD(sf, Rd, Rn, immr, imms, type) \ argument
[all …]
/openbmc/qemu/target/avr/
H A Dtranslate.c212 static void gen_add_CHf(TCGv R, TCGv Rd, TCGv Rr) in gen_add_CHf() argument
218 tcg_gen_and_tl(t1, Rd, Rr); /* t1 = Rd & Rr */ in gen_add_CHf()
219 tcg_gen_andc_tl(t2, Rd, R); /* t2 = Rd & ~R */ in gen_add_CHf()
229 static void gen_add_Vf(TCGv R, TCGv Rd, TCGv Rr) in gen_add_Vf() argument
236 tcg_gen_xor_tl(t1, Rd, R); in gen_add_Vf()
237 tcg_gen_xor_tl(t2, Rd, Rr); in gen_add_Vf()
243 static void gen_sub_CHf(TCGv R, TCGv Rd, TCGv Rr) in gen_sub_CHf() argument
249 tcg_gen_not_tl(t1, Rd); /* t1 = ~Rd */ in gen_sub_CHf()
260 static void gen_sub_Vf(TCGv R, TCGv Rd, TCGv Rr) in gen_sub_Vf() argument
267 tcg_gen_xor_tl(t1, Rd, R); in gen_sub_Vf()
[all …]
/openbmc/linux/Documentation/i2c/
H A Di2c-protocol.rst14 Rd/Wr (1 bit) Read/Write bit. Rd equals 1, Wr equals 0.
38 S Addr Rd [A] [Data] A [Data] A ... A [Data] NA P
50 S Addr Rd [A] [Data] NA S Addr Wr [A] Data [A] P
70 In a combined transaction, no 'S Addr Wr/Rd [A]' is generated at some
74 S Addr Rd [A] [Data] NA Data [A] P
87 This toggles the Rd/Wr flag. That is, if you want to do a write, but
88 need to emit an Rd instead of a Wr, or vice versa, you set this
91 S Addr Rd [A] Data [A] Data [A] ... [A] Data [A] P
H A Dsmbus-protocol.rst42 Rd/Wr (1 bit) Read/Write bit. Rd equals 1, Wr equals 0.
60 This sends a single bit to the device, at the place of the Rd/Wr bit::
62 S Addr Rd/Wr [A] P
77 S Addr Rd [A] [Data] NA P
105 S Addr Wr [A] Comm [A] Sr Addr Rd [A] [Data] NA P
119 S Addr Wr [A] Comm [A] Sr Addr Rd [A] [DataLow] A [DataHigh] NA P
169 Sr Addr Rd [A] [DataLow] A [DataHigh] NA P
186 Sr Addr Rd [A] [Count] A [Data] A [Data] A ... A [Data] NA P
217 Sr Addr Rd [A] [Count] A [Data] ... A P
305 Sr Addr Rd [A] [Data] A [Data] A ... A [Data] NA P
/openbmc/linux/arch/arm/kernel/
H A Dphys2virt.S84 @ MOVW | 1 1 1 1 0 | i | 1 0 0 1 0 0 | imm4 || 0 | imm3 | Rd | imm8 |
99 @ MOV | 1 1 1 1 0 | i | 0 0 0 1 0 0 1 1 1 1 || 0 | imm3 | Rd | imm8 |
100 @ MVN | 1 1 1 1 0 | i | 0 0 0 1 1 0 1 1 1 1 || 0 | imm3 | Rd | imm8 |
124 and ip, #0xf00 @ clear everything except Rd field
163 @ ADD | cond | 0 0 1 0 1 0 0 0 | Rn | Rd | imm12 |
164 @ SUB | cond | 0 0 1 0 0 1 0 0 | Rn | Rd | imm12 |
165 @ MOV | cond | 0 0 1 1 1 0 1 0 | Rn | Rd | imm12 |
166 @ MVN | cond | 0 0 1 1 1 1 1 0 | Rn | Rd | imm12 |
179 @ MOVW | cond | 0 0 1 1 0 0 0 0 | imm4 | Rd | imm12 |
/openbmc/qemu/target/hexagon/
H A Darch.h32 int arch_sf_recip_common(float32 *Rs, float32 *Rt, float32 *Rd,
34 int arch_sf_invsqrt_common(float32 *Rs, float32 *Rd, int *adjust,
H A Darch.c238 int arch_sf_recip_common(float32 *Rs, float32 *Rt, float32 *Rd, int *adjust, in arch_sf_recip_common() argument
329 *Rd = RdV; in arch_sf_recip_common()
334 int arch_sf_invsqrt_common(float32 *Rs, float32 *Rd, int *adjust, in arch_sf_invsqrt_common() argument
371 *Rd = RdV; in arch_sf_invsqrt_common()
/openbmc/linux/Documentation/translations/zh_CN/arch/loongarch/
H A Dintroduction.rst181 2R Opcode + Rj + Rd
182 3R Opcode + Rk + Rj + Rd
183 4R Opcode + Ra + Rk + Rj + Rd
184 2RI8 Opcode + I8 + Rj + Rd
185 2RI12 Opcode + I12 + Rj + Rd
186 2RI14 Opcode + I14 + Rj + Rd
187 2RI16 Opcode + I16 + Rj + Rd
192 Opcode是指令操作码，Rj和Rk是源操作数（寄存器），Rd是目标操作数（寄存器），Ra是
/openbmc/qemu/target/hexagon/imported/
H A Dencode_pp.def599 DEF_FIELDROW_DESC32(ICLASS_CJ" 0110 -------- -------- --------","[#6] Rd=#u6 ; jump #s9:2 ")
600 DEF_FIELDROW_DESC32(ICLASS_CJ" 0111 -------- -------- --------","[#7] Rd=Rs ; jump #s9:2 ")
755 DEF_FIELDROW_DESC32( ICLASS_CR" 1010 -------- PP------ --------","[#10] Rd=Cs ")
818 DEF_FIELDROW_DESC32(ICLASS_M" 0000 -------- PP------ --------","[#0] Rd=(Rs,#u8)")
966 DEF_FIELDROW_DESC32(ICLASS_M" 1001 -------- PP------ --------","[#9] Rd=(Rss,Rtt)")
1056 DEF_FIELDROW_DESC32(ICLASS_M" 1100 -------- PP------ --------","[#12] Rd=(Rs,Rt)")
1065 DEF_FIELDROW_DESC32(ICLASS_M" 1101 -------- PP------ --------","[#13] Rd=(Rs,Rt)")
1176 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 0000 -------- PP------ --------","[#0] (Pu) Rd=(Rs)")
1204 DEF_FIELDROW_DESC32( ICLASS_ALU2op" 0011 -------- PP------ --------","[#3] Rd=(Pu,Rs,#s8)")
1210 DEF_ENC32(A4_rcmpeqi, ICLASS_ALU2op" 0011 -10sssss PP1iiiii iiiddddd") /* Rd = (Rs,#s8) */
[all …]
H A Dshift.idef27 /* NOTE: Rd[d] = Rs[s] *right* shifts with saturation don't make sense */
59 RSHIFTTYPES(r,Rd,Rs,4_8,,,fECHO,,)
91 RSATSHIFTTYPES(r_sat,Rd,Rs,4_8)
138 ISHIFTTYPES(r,5,Rd,Rs,4_4,,,fECHO,,)
153 ISHIFTTYPES_ONLY_ASL(r_sat,5,Rd,Rs,4_8,,,fSAT,:sat)
/openbmc/linux/Documentation/arch/arm/nwfpe/
H A Dnetwinder-fpe.rst51 FLT{cond}<S,D,E>{P,M,Z} Fn, Rd Convert integer to floating point
52 FIX{cond}{P,M,Z} Rd, Fn Convert floating point to integer
53 WFS{cond} Rd Write floating point status register
54 RFS{cond} Rd Read floating point status register
55 WFC{cond} Rd Write floating point control register
56 RFC{cond} Rd Read floating point control register
/openbmc/linux/Documentation/arch/loongarch/
H A Dintroduction.rst212 2R Opcode + Rj + Rd
213 3R Opcode + Rk + Rj + Rd
214 4R Opcode + Ra + Rk + Rj + Rd
215 2RI8 Opcode + I8 + Rj + Rd
216 2RI12 Opcode + I12 + Rj + Rd
217 2RI14 Opcode + I14 + Rj + Rd
218 2RI16 Opcode + I16 + Rj + Rd
223 Rd is the destination register operand, while Rj, Rk and Ra ("a" stands for
/openbmc/linux/arch/arm64/lib/
H A Dinsn.c1414 enum aarch64_insn_register Rd, in aarch64_insn_gen_logical_immediate() argument
1437 insn = aarch64_insn_encode_register(AARCH64_INSN_REGTYPE_RD, insn, Rd); in aarch64_insn_gen_logical_immediate()
1445 enum aarch64_insn_register Rd, in aarch64_insn_gen_extr() argument
1469 insn = aarch64_insn_encode_register(AARCH64_INSN_REGTYPE_RD, insn, Rd); in aarch64_insn_gen_extr()
/openbmc/linux/arch/arm64/include/asm/
H A Dinsn.h648 enum aarch64_insn_register Rd,
653 enum aarch64_insn_register Rd,
/openbmc/linux/tools/arch/x86/lib/
H A Dx86-opcode-map.txt372 20: MOV Rd,Cd
373 21: MOV Rd,Dd
374 22: MOV Cd,Rd
375 23: MOV Dd,Rd
839 14: vpextrb Rd/Mb,Vdq,Ib (66),(v1)
840 15: vpextrw Rd/Mw,Vdq,Ib (66),(v1)
1131 6: XSAVEOPT | clwb (66) | mfence (11B) | TPAUSE Rd (66),(11B) | UMONITOR Rv (F3),(11B) | UMWAIT Rd …
/openbmc/linux/arch/x86/lib/
H A Dx86-opcode-map.txt372 20: MOV Rd,Cd
373 21: MOV Rd,Dd
374 22: MOV Cd,Rd
375 23: MOV Dd,Rd
839 14: vpextrb Rd/Mb,Vdq,Ib (66),(v1)
840 15: vpextrw Rd/Mw,Vdq,Ib (66),(v1)
1131 6: XSAVEOPT | clwb (66) | mfence (11B) | TPAUSE Rd (66),(11B) | UMONITOR Rv (F3),(11B) | UMWAIT Rd …
/openbmc/linux/arch/arm/boot/dts/st/
H A Dstm32mp135f-dk.dts81 * Use at least 5 * RC time, e.g. 5 * (Rp + Rd) * C:
H A Dstm32mp15xx-dkx.dtsi105 * Use at least 5 * RC time, e.g. 5 * (Rp + Rd) * C:
/openbmc/openbmc/poky/meta/files/common-licenses/
H A DArphic-19994 11Fl. No.168, Yung Chi Rd., Taipei, 110 Taiwan
/openbmc/openbmc/meta-openembedded/meta-oe/licenses/
H A DArphic-Public-License4 11Fl. No.168, Yung Chi Rd., Taipei, 110 Taiwan
/openbmc/linux/
H A DCREDITS220 S: 3404 E Harmony Rd
372 S: 1549 Hiironen Rd.
419 S: Brunswick House, 61-69 Newmarket Rd, Cambridge CB5 8EG
939 S: 375 Tubbs Hill Rd
1139 S: 1501 Page Mill Rd, MS 1U17
1610 S: 2019 W. Middlefield Rd #1
2722 S: 7406 Wheat Field Rd
/openbmc/qemu/target/hexagon/imported/mmvec/
H A Dencode_ext.def24 DEF_ENC(V6_extractw, ICLASS_LD" 001 0 000sssss PP0uuuuu --1ddddd") /* coproc insn, returns Rd */
/openbmc/qemu/target/mips/tcg/
H A Dmsa_helper.c5887 #define Rd(pwr, i) (pwr->d[i]) macro