| /openbmc/u-boot/board/renesas/stout/ |
| H A D | cpld.c | 17 #define MOSI (92 + 26) macro
33 gpio_set_value(MOSI, addr & 0x80); /* MSB first */ in cpld_read()
39 gpio_set_value(MOSI, 0); /* READ */ in cpld_read()
60 gpio_set_value(MOSI, data & (1 << 31)); /* MSB first */ in cpld_write()
67 gpio_set_value(MOSI, addr & 0x80); /* MSB first */ in cpld_write()
73 gpio_set_value(MOSI, 1); /* WRITE */ in cpld_write()
95 gpio_request(MOSI, "MOSI"); in cpld_init()
100 gpio_direction_output(MOSI, 0); in cpld_init()
|
| /openbmc/linux/Documentation/spi/ |
| H A D | butterfly.rst | 37 MOSI J403.PB2/MOSI pin 9/D7
68 MOSI J403.PE5/DI pin 6/D4
|
| /openbmc/linux/Documentation/driver-api/ |
| H A D | spi.rst | 7 often in the range of 1-20 MHz), a "Master Out, Slave In" (MOSI) data
9 duplex protocol; for each bit shifted out the MOSI line (one per clock)
|
| /openbmc/linux/Documentation/devicetree/bindings/leds/irled/ |
| H A D | ir-spi-led.yaml | 13 IR LED switch is connected to the MOSI line of the SPI device and the data
|
| /openbmc/u-boot/doc/device-tree-bindings/spi/ |
| H A D | soft-spi.txt | 14 gpio-mosi: GPIO to use for SPI MOSI line (output)
|
| H A D | spi-bus.txt | 59 used for MOSI. Defaults to 1 if not present.
|
| /openbmc/linux/Documentation/devicetree/bindings/spi/ |
| H A D | spi-gpio.yaml | 32 description: GPIO spec for the MOSI line to use
|
| H A D | spi-mux.yaml | 16 MOSI /--------------------------------+--------+--------+--------\
|
| /openbmc/linux/arch/arm/boot/dts/st/ |
| H A D | ste-nomadik-nhk15.dts | 209 * and MOSI (in the spec MOSI is called "SDA").
|
| /openbmc/linux/Documentation/devicetree/bindings/leds/ |
| H A D | leds-spi-byte.txt | 4 - one LED is controlled by a single byte on MOSI
|
| /openbmc/linux/arch/arm64/boot/dts/renesas/ |
| H A D | rzg2ul-smarc-pinfunction.dtsi | 110 <RZG2L_PORT_PINMUX(4, 1, 2)>, /* MOSI */
|
| H A D | rzg2lc-smarc-pinfunction.dtsi | 120 <RZG2L_PORT_PINMUX(44, 1, 1)>, /* MOSI */
|
| H A D | rzg2l-smarc-pinfunction.dtsi | 134 <RZG2L_PORT_PINMUX(44, 1, 1)>, /* MOSI */
|
| /openbmc/u-boot/arch/arm/dts/ |
| H A D | armada-8040-clearfog-gt-8k.dts | 213 * [9.11]CP1 SPI0 MOSI/MISO/CLK
216 * [15] CP1 SPI1 MOSI (TDM and SPI ROM shared)
|
| H A D | armada-8040-mcbin.dts | 228 * [15] SPI1 MOSI (TDM and SPI ROM shared)
|
| H A D | sun7i-a20-bananapi.dts | 250 "", "", "SPI-CE0", "SPI-CLK", "SPI-MOSI",
|
| H A D | armada-385-turris-omnia.dts | 377 /* MISO, MOSI, SCLK and CS1 are routed to pin header CN11 */
|
| /openbmc/linux/Documentation/hwmon/ |
| H A D | lm70.rst | 46 comprise the MOSI/MISO loop. At the end of the transfer, the 11-bit 2's
|
| /openbmc/linux/Documentation/devicetree/bindings/iio/adc/ |
| H A D | adi,ad7476.yaml | 15 They typically don't provide a MOSI pin, simply reading out data
|
| /openbmc/linux/arch/arm/boot/dts/microchip/ |
| H A D | lan966x-kontron-kswitch-d10-mmt.dtsi | 56 /* SCK, MISO, MOSI */
|
| /openbmc/linux/arch/arm64/boot/dts/marvell/ |
| H A D | armada-8040-clearfog-gt-8k.dts | 432 * [9.11]CP1 SPI0 MOSI/MISO/CLK
435 * [15] CP1 SPI1 MOSI (TDM and SPI ROM shared)
|
| /openbmc/linux/arch/arm64/boot/dts/amlogic/ |
| H A D | meson-gxl-s805x-libretech-ac.dts | 248 "SPI NOR MOSI", "SPI NOR MISO", "SPI NOR Clk",
|
| /openbmc/linux/arch/arm64/boot/dts/qcom/ |
| H A D | sm8550.dtsi | 3301 /* MISO, MOSI, CLK */
3316 /* MISO, MOSI, CLK */
3331 /* MISO, MOSI, CLK */
3346 /* MISO, MOSI, CLK */
3361 /* MISO, MOSI, CLK */
3376 /* MISO, MOSI, CLK */
3391 /* MISO, MOSI, CLK */
3406 /* MISO, MOSI, CLK */
3421 /* MISO, MOSI, CLK */
3436 /* MISO, MOSI, CLK */
[all …]
|
| /openbmc/linux/arch/arm/boot/dts/allwinner/ |
| H A D | sun7i-a20-bananapi.dts | 246 "", "", "SPI-CE0", "SPI-CLK", "SPI-MOSI",
|
| /openbmc/linux/arch/arm/boot/dts/intel/pxa/ |
| H A D | pxa300-raumfeld-common.dtsi | 332 MFP_PIN_PXA300(97) MFP_AF0 /* MOSI */
|