Home
last modified time | relevance | path

Searched refs:M2 (Results 1 – 25 of 44) sorted by relevance

12

/openbmc/u-boot/board/ti/am57xx/
H A Dmux_data.h15 {GPMC_AD0, (M2 | PIN_INPUT | MANUAL_MODE)}, /* gpmc_ad0.vin3a_d0 */
16 {GPMC_AD1, (M2 | PIN_INPUT | MANUAL_MODE)}, /* gpmc_ad1.vin3a_d1 */
17 {GPMC_AD2, (M2 | PIN_INPUT | MANUAL_MODE)}, /* gpmc_ad2.vin3a_d2 */
18 {GPMC_AD3, (M2 | PIN_INPUT | MANUAL_MODE)}, /* gpmc_ad3.vin3a_d3 */
19 {GPMC_AD4, (M2 | PIN_INPUT | MANUAL_MODE)}, /* gpmc_ad4.vin3a_d4 */
20 {GPMC_AD5, (M2 | PIN_INPUT | MANUAL_MODE)}, /* gpmc_ad5.vin3a_d5 */
21 {GPMC_AD6, (M2 | PIN_INPUT | MANUAL_MODE)}, /* gpmc_ad6.vin3a_d6 */
22 {GPMC_AD7, (M2 | PIN_INPUT | MANUAL_MODE)}, /* gpmc_ad7.vin3a_d7 */
23 {GPMC_AD8, (M2 | PIN_INPUT | MANUAL_MODE)}, /* gpmc_ad8.vin3a_d8 */
24 {GPMC_AD9, (M2 | PIN_INPUT | MANUAL_MODE)}, /* gpmc_ad9.vin3a_d9 */
[all …]
/openbmc/bmcweb/redfish-core/include/generated/enums/
H A Dpcie_slots.hpp16 M2, enumerator
29 {SlotTypes::M2, "M2"},
H A Dpcie_device.hpp34 M2, enumerator
97 {SlotType::M2, "M2"},
H A Ddrive.hpp74 M2, enumerator
191 {FormFactor::M2, "M2"},
/openbmc/u-boot/board/overo/
H A Dovero.h106 MUX_VAL(CP(ETK_CLK_ES2), (IEN | PTU | EN | M2)) /*MMC3_CLK*/\
107 MUX_VAL(CP(ETK_CTL_ES2), (IEN | PTU | EN | M2)) /*MMC3_CMD*/\
109 MUX_VAL(CP(ETK_D3_ES2), (IEN | PTU | EN | M2)) /*MMC3_DAT3*/\
110 MUX_VAL(CP(ETK_D4_ES2), (IEN | PTU | EN | M2)) /*MMC3_DAT0*/\
111 MUX_VAL(CP(ETK_D5_ES2), (IEN | PTU | EN | M2)) /*MMC3_DAT1*/\
112 MUX_VAL(CP(ETK_D6_ES2), (IEN | PTU | EN | M2)) /*MMC3_DAT2*/\
/openbmc/u-boot/board/compulab/cm_t54/
H A Dmux.c42 {I2C5_SCL, (PTU | IEN | M2)}, /* UART4_RX */
43 {I2C5_SDA, (M2)}, /* UART4_TX */
/openbmc/phosphor-webui/app/assets/icons/
H A Dicon-off.svg1 <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16"><path d="M2.3 2.3c-3.1 3.1-3.1 8.2 0 11…
H A Dicon-edit.svg1 <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 32 32"><path d="M2 27h28v2H2zM25.41 9a2 2 0 0 …
H A Dicon-warning.svg2 <path d="M2.5 17L10 4l7.5 13z" fill="#ffb000" opacity=".4"/>
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dtie-asm.h78 rsr.M2 \at1 // MAC16 option
133 wsr.M2 \at1 // MAC16 option
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dtie-asm.h51 rsr \at1, M2
94 wsr \at1, M2
/openbmc/u-boot/arch/arm/dts/
H A Dsun50i-h5-bananapi-m2-plus.dts9 model = "Banana Pi BPI-M2-Plus H5";
H A Dsun8i-h2-plus-bananapi-m2-zero.dts17 model = "Banana Pi BPI-M2-Zero";
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dtie-asm.h87 rsr \at1, M2 // MAC16 option
152 wsr \at1, M2 // MAC16 option
/openbmc/u-boot/board/lg/sniper/
H A Dsniper.h95 MUX_VAL(CP(GPMC_WAIT2), (IDIS | PTD | DIS | M2)) /* gpio_64 */ \
96 MUX_VAL(CP(GPMC_WAIT3), (IEN | PTD | DIS | M2)) /* gpio_65 */ \
132 MUX_VAL(CP(CAM_D0), (IEN | PTD | DIS | M2)) /* csi2_dx2 */ \
133 MUX_VAL(CP(CAM_D1), (IEN | PTD | DIS | M2)) /* csi2_dy2 */ \
274 MUX_VAL(CP(ETK_CLK_ES2), (IEN | PTD | DIS | M2)) /* sdmmc3_clk */ \
275 MUX_VAL(CP(ETK_CTL_ES2), (IEN | PTU | EN | M2)) /* sdmmc3_cmd */ \
279 MUX_VAL(CP(ETK_D3_ES2), (IEN | PTD | DIS | M2)) /* sdmmc3_dat3 */ \
280 MUX_VAL(CP(ETK_D4_ES2), (IEN | PTD | DIS | M2)) /* sdmmc3_dat0 */ \
281 MUX_VAL(CP(ETK_D5_ES2), (IEN | PTD | DIS | M2)) /* sdmmc3_dat1 */ \
282 MUX_VAL(CP(ETK_D6_ES2), (IEN | PTD | DIS | M2)) /* sdmmc3_dat2 */ \
/openbmc/u-boot/doc/
H A DREADME.rmobile18 | R8A7791 M2-W | Renesas Electronics Koelsch | koelsch_defconfig
23 | R8A7793 M2-N | Renesas Electronics Gose | gose_defconfig
/openbmc/bmcweb/redfish-core/include/utils/
H A Dpcie_util.hpp77 return pcie_slots::SlotTypes::M2; in dbusSlotTypeToRf()
/openbmc/u-boot/board/freescale/bsc9132qds/
H A DREADME48 - 512 KB, 8-way, level 2 unified instruction/data cache (L2 cache/M2 memory)
110 0xB000_0000 0xB0FF_FFFF DSP core0 M2 space 16M
111 0xB100_0000 0xB1FF_FFFF DSP core1 M2 space 16M
/openbmc/u-boot/board/sunxi/
H A DMAINTAINERS135 BANANAPI M2 BERRY
140 BANANAPI M2 PLUS BOARDS
147 BANANAPI M2 ULTRA BOARD
153 BANANAPI M2 MAGIC BOARD
159 BANANAPI M2 ZERO BOARD
/openbmc/u-boot/board/intel/cherryhill/
H A Dcherryhill.c439 GPIO_PAD_CONF("SW30: MF_HDA_CLK", NATIVE, M2, NA, NA, NA,
448 GPIO_PAD_CONF("SW31: MF_HDA_RSTB", NATIVE, M2, NA, NA, NA,
451 GPIO_PAD_CONF("SW32: MF_HDA_SDI0", NATIVE, M2, NA, NA, NA,
454 GPIO_PAD_CONF("SW36: MF_HDA_SDI1", NATIVE, M2, NA, NA, NA,
457 GPIO_PAD_CONF("SW33: MF_HDA_SDO", NATIVE, M2, NA, NA, NA,
460 GPIO_PAD_CONF("SW35: MF_HDA_SYNC", NATIVE, M2, NA, NA, NA,
520 GPIO_PAD_CONF("SW95: PCIE_CLKREQ3B", NATIVE, M2, NA, NA, NA,
532 GPIO_PAD_CONF("SW80: SATA_GP3", GPIO, M2, GPI, LOW, NA,
556 GPIO_PAD_CONF("SW95: PCIE_CLKREQ3B", NATIVE, M2, NA, NA, NA,
568 GPIO_PAD_CONF("SW80: SATA_GP3", GPIO, M2, GPI, LOW, NA,
/openbmc/u-boot/board/pandora/
H A Dpandora.h174 MUX_VAL(CP(ETK_CLK_ES2), (IEN | PTD | DIS | M2)) /*MMC3_CLK*/\
175 MUX_VAL(CP(ETK_CTL_ES2), (IEN | PTU | EN | M2)) /*MMC3_CMD*/\
176 MUX_VAL(CP(ETK_D4_ES2), (IEN | PTU | EN | M2)) /*MMC3_DAT0*/\
177 MUX_VAL(CP(ETK_D5_ES2), (IEN | PTU | EN | M2)) /*MMC3_DAT1*/\
178 MUX_VAL(CP(ETK_D6_ES2), (IEN | PTU | EN | M2)) /*MMC3_DAT2*/\
179 MUX_VAL(CP(ETK_D3_ES2), (IEN | PTU | EN | M2)) /*MMC3_DAT3*/\
/openbmc/u-boot/board/freescale/bsc9131rdb/
H A DREADME56 . 512 Kbyte 8-way level 2 unified instruction/data cache (M2 memory)
104 0xA0000000 0xBFFFFFFF Shared DSP core L2/M2 space 512M
/openbmc/qemu/docs/system/arm/
H A Dbananapi_m2u.rst4 Banana Pi BPI-M2 Ultra is a quad-core mini single board computer built with
6 has onboard WiFi and BT. On the ports side, the BPI-M2 Ultra has 2 USB A
/openbmc/u-boot/arch/arm/include/asm/arch-omap5/
H A Dmux_omap5.h41 #define M2 2 macro
/openbmc/u-boot/arch/x86/include/asm/arch-braswell/
H A Dgpio.h16 M2, enumerator

12