Home
last modified time | relevance | path

Searched refs:ICPU_SW_MODE_SW_PIN_CTRL_MODE (Results 1 – 8 of 8) sorted by relevance

/openbmc/u-boot/board/mscc/common/
H A Dspi.c19 writel(ICPU_SW_MODE_SW_PIN_CTRL_MODE | in external_cs_manage()
/openbmc/u-boot/arch/mips/mach-mscc/
H A Dreset.c62 ICPU_SW_MODE_SW_PIN_CTRL_MODE, BASE_CFG + ICPU_SW_MODE); in _machine_restart()
/openbmc/u-boot/drivers/spi/
H A Dmscc_bb_spi.c50 priv->svalue = (ICPU_SW_MODE_SW_PIN_CTRL_MODE | /* Bitbang */ in mscc_bb_spi_cs_activate()
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/luton/
H A Dluton_icpu_cfg.h49 #define ICPU_SW_MODE_SW_PIN_CTRL_MODE BIT(13) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
H A Docelot_icpu_cfg.h49 #define ICPU_SW_MODE_SW_PIN_CTRL_MODE BIT(13) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/serval/
H A Dserval_icpu_cfg.h45 #define ICPU_SW_MODE_SW_PIN_CTRL_MODE BIT(13) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/jr2/
H A Djr2_icpu_cfg.h52 #define ICPU_SW_MODE_SW_PIN_CTRL_MODE BIT(13) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/servalt/
H A Dservalt_icpu_cfg.h50 #define ICPU_SW_MODE_SW_PIN_CTRL_MODE BIT(13) macro