| /openbmc/linux/drivers/gpu/drm/nouveau/dispnv50/ |
| H A D | dac507d.c | 37 sync |= NVVAL(NV507D, DAC_SET_POLARITY, HSYNC, asyh->or.nhsync); in dac507d_ctrl()
|
| /openbmc/linux/Documentation/devicetree/bindings/media/ |
| H A D | renesas,vin.yaml | 88 If both HSYNC and VSYNC polarities are not specified, embedded
94 If both HSYNC and VSYNC polarities are not specified, embedded
137 If both HSYNC and VSYNC polarities are not specified, embedded
143 If both HSYNC and VSYNC polarities are not specified, embedded
|
| H A D | video-interfaces.yaml | 118 Active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
125 that if HSYNC and VSYNC polarities are not specified, embedded
132 Similar to HSYNC and VSYNC, specifies data line polarity.
138 Similar to HSYNC and VSYNC, specifies the data enable signal polarity.
|
| /openbmc/linux/Documentation/devicetree/bindings/media/i2c/ |
| H A D | tvp514x.txt | 17 - hsync-active: HSYNC Polarity configuration for endpoint.
|
| H A D | tvp7002.txt | 10 - hsync-active: HSYNC Polarity configuration for the bus. Default value when
|
| H A D | ov7670.txt | 13 - hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
|
| H A D | tvp5150.txt | 44 - hsync-active: Active state of the HSYNC signal. Must be <1> (HIGH).
|
| /openbmc/linux/drivers/video/fbdev/i810/ |
| H A D | i810_regs.h | 150 #define HSYNC 0x60008 macro
|
| /openbmc/linux/Documentation/fb/ |
| H A D | pxafb.rst | 39 hsynclen:HSYNC == LCCR1_HSW + 1
65 hsync:HSYNC, vsync:VSYNC
|
| H A D | matroxfb.rst | 271 left:X left boundary: pixels between end of HSYNC pulse and first pixel.
273 right:X right boundary: pixels between end of picture and start of HSYNC
275 hslen:X length of HSYNC pulse, in pixels. Default is derived from `vesa`
279 sync:X sync. pulse - bit 0 inverts HSYNC polarity, bit 1 VSYNC polarity.
280 If bit 3 (value 0x08) is set, composite sync instead of HSYNC is
|
| /openbmc/linux/include/video/ |
| H A D | sstfb.h | 161 #define HSYNC 0x0220 macro
|
| /openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
| H A D | imx53-mba53.dts | 138 /* VGA_VSYNC, HSYNC with max drive strength */
|
| H A D | imx6ul-tx6ul-mainboard.dts | 205 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
|
| H A D | imx6ul-tx6ul.dtsi | 599 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
632 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
|
| H A D | imx6qdl-kontron-samx6i.dtsi | 597 MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x100f1 /* HSYNC */
|
| /openbmc/linux/Documentation/devicetree/bindings/display/exynos/ |
| H A D | exynos_dp.txt | 41 HSYNC polarity configuration.
|
| /openbmc/linux/arch/arm/boot/dts/ti/omap/ |
| H A D | am437x-sbc-t43.dts | 60 AM4372_IOPAD(0x8e4, PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS HSYNC */
|
| H A D | am437x-sk-evm.dts | 372 AM4372_IOPAD(0x8e4, PIN_OUTPUT | MUX_MODE0) /* DSS HSYNC */
|
| /openbmc/linux/drivers/gpu/drm/i2c/ |
| H A D | ch7006_mode.c | 122 .flags = DRM_MODE_FLAG_##hsynp##HSYNC | \
|
| /openbmc/u-boot/arch/arm/dts/ |
| H A D | am437x-sk-evm.dts | 345 0x0e4 (PIN_OUTPUT | MUX_MODE0) /* DSS HSYNC */
|
| H A D | am437x-gp-evm.dts | 271 0x0e4 (PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS HSYNC */
|
| H A D | am43x-epos-evm.dts | 310 AM4372_IOPAD(0x8e4, PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS HSYNC */
|
| /openbmc/linux/drivers/pinctrl/renesas/ |
| H A D | pfc-sh7786.c | 524 GPIO_FN(HSYNC),
|
| /openbmc/linux/drivers/video/fbdev/ |
| H A D | sstfb.c | 535 sst_write(HSYNC, (par->hSyncOff - 1) << 16 | (info->var.hsync_len - 1)); in sstfb_set_par()
|
| /openbmc/linux/arch/arm/boot/dts/microchip/ |
| H A D | at91sam9g45.dtsi | 283 AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* HSYNC */
|