Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_NAND_CSPR (Results 1 – 25 of 29) sorted by relevance

12

/openbmc/u-boot/include/configs/
H A Dls1043ardb.h95 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
174 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
184 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
211 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
H A Dls2080a_simu.h73 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
119 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
H A Dls1046aqds.h182 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
297 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
315 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
364 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A Dls1043aqds.h154 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
269 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
287 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
336 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A Dls1088aqds.h130 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
242 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
261 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
298 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A Dls2080ardb.h130 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
214 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
241 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A DC29XPCIE.h193 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
223 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
246 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
H A Dls2080aqds.h123 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
222 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
262 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A Dls1046ardb.h58 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
119 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
H A DBSC9131RDB.h149 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
184 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
H A DBSC9132QDS.h240 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
315 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
337 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
H A Dls1021aqds.h171 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
259 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
308 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A DT4240QDS.h209 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
250 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
291 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A DB4860QDS.h297 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
336 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
361 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A DT208xRDB.h246 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
283 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
308 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
H A DT4240RDB.h369 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
407 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
432 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
H A DT1040QDS.h231 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
269 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
310 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A DP1010RDB.h338 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
405 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
427 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
H A DT102xQDS.h310 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
348 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
389 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A Dls1088ardb.h113 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
202 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
H A DT104xRDB.h346 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
384 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
409 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
H A DT208xQDS.h282 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
319 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
360 #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
H A DT102xRDB.h325 #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ macro
372 #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
397 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
/openbmc/u-boot/board/freescale/ls1043ardb/
H A Dls1043ardb.c48 CONFIG_SYS_NAND_CSPR,
77 CONFIG_SYS_NAND_CSPR,
/openbmc/u-boot/board/freescale/ls1046aqds/
H A Dls1046aqds.c67 CONFIG_SYS_NAND_CSPR,
96 CONFIG_SYS_NAND_CSPR,

12