| /openbmc/u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt7623.c | 113 FACTOR1(CLK_TOP_SYSPLL3_D2, CLK_TOP_SYSPLL_D5, 1, 2),
252 CLK_TOP_SYSPLL3_D2,
265 CLK_TOP_SYSPLL3_D2,
289 CLK_TOP_SYSPLL3_D2,
461 CLK_TOP_SYSPLL3_D2,
|
| H A D | clk-mt7629.c | 109 FACTOR0(CLK_TOP_SYSPLL3_D2, CLK_APMIXED_MAINPLL, 1, 10),
230 CLK_TOP_SYSPLL3_D2,
241 CLK_TOP_SYSPLL3_D2,
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 43 #define CLK_TOP_SYSPLL3_D2 33 macro
|
| H A D | mt7622-clk.h | 37 #define CLK_TOP_SYSPLL3_D2 25 macro
|
| H A D | mt6797-clk.h | 57 #define CLK_TOP_SYSPLL3_D2 47 macro
|
| H A D | mediatek,mt6795-clk.h | 60 #define CLK_TOP_SYSPLL3_D2 49 macro
|
| H A D | mt6765-clk.h | 46 #define CLK_TOP_SYSPLL3_D2 11 macro
|
| H A D | mt8173-clk.h | 62 #define CLK_TOP_SYSPLL3_D2 52 macro
|
| H A D | mediatek,mt8365-clk.h | 26 #define CLK_TOP_SYSPLL3_D2 16 macro
|
| H A D | mt2712-clk.h | 45 #define CLK_TOP_SYSPLL3_D2 14 macro
|
| H A D | mt2701-clk.h | 23 #define CLK_TOP_SYSPLL3_D2 13 macro
|
| /openbmc/u-boot/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 46 #define CLK_TOP_SYSPLL3_D2 33 macro
|
| H A D | mt7623-clk.h | 40 #define CLK_TOP_SYSPLL3_D2 27 macro
|
| /openbmc/linux/Documentation/devicetree/bindings/spi/ |
| H A D | mediatek,spi-mt65xx.yaml | 107 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| /openbmc/linux/drivers/clk/mediatek/ |
| H A D | clk-mt6795-topckgen.c | 414 FACTOR_FLAGS(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "main_h218p4m", 1, 2, 0),
|
| H A D | clk-mt8173-topckgen.c | 493 FACTOR_FLAGS(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "main_h218p4m", 1, 2, 0),
|
| H A D | clk-mt7622.c | 279 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "mainpll", 1, 10),
|
| H A D | clk-mt7629.c | 386 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "mainpll", 1, 10),
|
| H A D | clk-mt6797.c | 37 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "syspll_d5", 1, 2),
|
| H A D | clk-mt2712.c | 53 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "syspll_d5", 1, 2),
|
| H A D | clk-mt8365.c | 45 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "mainpll", 1, 10),
|
| H A D | clk-mt6765.c | 94 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "syspll_d5", 1, 2),
|
| /openbmc/linux/arch/arm/boot/dts/mediatek/ |
| H A D | mt2701.dtsi | 342 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
402 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
415 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| H A D | mt7623.dtsi | 487 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
566 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
580 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| /openbmc/linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt7622.dtsi | 498 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
590 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|