Home
last modified time | relevance | path

Searched refs:CLK_TOP_SYSPLL1_D8 (Results 1 – 23 of 23) sorted by relevance

/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7629.c103 FACTOR0(CLK_TOP_SYSPLL1_D8, CLK_APMIXED_MAINPLL, 1, 16),
136 FACTOR1(CLK_TOP_AP2WBHIF_HCLK, CLK_TOP_SYSPLL1_D8, 1, 1),
169 CLK_TOP_SYSPLL1_D8
202 CLK_TOP_SYSPLL1_D8,
271 CLK_TOP_SYSPLL1_D8,
294 CLK_TOP_SYSPLL1_D8,
305 CLK_TOP_SYSPLL1_D8,
334 CLK_TOP_SYSPLL1_D8
H A Dclk-mt7623.c108 FACTOR1(CLK_TOP_SYSPLL1_D8, CLK_TOP_SYSPLL_D2, 1, 8),
204 CLK_TOP_SYSPLL1_D8
297 CLK_TOP_SYSPLL1_D8,
311 CLK_TOP_SYSPLL1_D8,
463 CLK_TOP_SYSPLL1_D8,
/openbmc/linux/include/dt-bindings/clock/
H A Dmt7629-clk.h37 #define CLK_TOP_SYSPLL1_D8 27 macro
H A Dmt7622-clk.h33 #define CLK_TOP_SYSPLL1_D8 21 macro
H A Dmt6797-clk.h49 #define CLK_TOP_SYSPLL1_D8 39 macro
H A Dmediatek,mt6795-clk.h54 #define CLK_TOP_SYSPLL1_D8 43 macro
H A Dmt6765-clk.h39 #define CLK_TOP_SYSPLL1_D8 4 macro
H A Dmt8173-clk.h56 #define CLK_TOP_SYSPLL1_D8 46 macro
H A Dmediatek,mt8365-clk.h19 #define CLK_TOP_SYSPLL1_D8 9 macro
H A Dmt2712-clk.h39 #define CLK_TOP_SYSPLL1_D8 8 macro
H A Dmt2701-clk.h18 #define CLK_TOP_SYSPLL1_D8 8 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7629-clk.h40 #define CLK_TOP_SYSPLL1_D8 27 macro
H A Dmt7623-clk.h35 #define CLK_TOP_SYSPLL1_D8 22 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt6795-topckgen.c408 FACTOR_FLAGS(CLK_TOP_SYSPLL1_D8, "syspll1_d8", "main_h546m", 1, 8, 0),
H A Dclk-mt8173-topckgen.c487 FACTOR_FLAGS(CLK_TOP_SYSPLL1_D8, "syspll1_d8", "main_h546m", 1, 8, 0),
H A Dclk-mt7622.c275 FACTOR(CLK_TOP_SYSPLL1_D8, "syspll1_d8", "mainpll", 1, 16),
H A Dclk-mt7629.c380 FACTOR(CLK_TOP_SYSPLL1_D8, "syspll1_d8", "mainpll", 1, 16),
H A Dclk-mt6797.c29 FACTOR(CLK_TOP_SYSPLL1_D8, "syspll1_d8", "syspll_d2", 1, 8),
H A Dclk-mt2712.c47 FACTOR(CLK_TOP_SYSPLL1_D8, "syspll1_d8", "syspll_d2", 1, 8),
H A Dclk-mt8365.c38 FACTOR(CLK_TOP_SYSPLL1_D8, "syspll1_d8", "mainpll", 1, 16),
H A Dclk-mt6765.c87 FACTOR(CLK_TOP_SYSPLL1_D8, "syspll1_d8", "syspll_d2", 1, 8),
H A Dclk-mt2701.c64 FACTOR(CLK_TOP_SYSPLL1_D8, "syspll1_d8", "syspll_d2", 1, 8),
/openbmc/u-boot/arch/arm/dts/
H A Dmt7629.dtsi123 <&topckgen CLK_TOP_SYSPLL1_D8>,