Home
last modified time | relevance | path

Searched refs:CLK_TOP_SYSPLL1_D2 (Results 1 – 24 of 24) sorted by relevance

/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7629.c101 FACTOR0(CLK_TOP_SYSPLL1_D2, CLK_APMIXED_MAINPLL, 1, 4),
153 CLK_TOP_SYSPLL1_D2,
174 CLK_TOP_SYSPLL1_D2,
269 CLK_TOP_SYSPLL1_D2,
312 CLK_TOP_SYSPLL1_D2,
318 CLK_TOP_SYSPLL1_D2,
350 CLK_TOP_SYSPLL1_D2,
H A Dclk-mt7623.c106 FACTOR1(CLK_TOP_SYSPLL1_D2, CLK_TOP_SYSPLL_D2, 1, 2),
188 CLK_TOP_SYSPLL1_D2,
210 CLK_TOP_SYSPLL1_D2,
372 CLK_TOP_SYSPLL1_D2,
398 CLK_TOP_SYSPLL1_D2,
439 CLK_TOP_SYSPLL1_D2,
455 CLK_TOP_SYSPLL1_D2,
/openbmc/u-boot/arch/arm/dts/
H A Dmt7629.dtsi188 assigned-clock-parents = <&topckgen CLK_TOP_SYSPLL1_D2>;
201 assigned-clock-parents = <&topckgen CLK_TOP_SYSPLL1_D2>;
214 assigned-clock-parents = <&topckgen CLK_TOP_SYSPLL1_D2>;
/openbmc/linux/include/dt-bindings/clock/
H A Dmt7629-clk.h35 #define CLK_TOP_SYSPLL1_D2 25 macro
H A Dmt7622-clk.h31 #define CLK_TOP_SYSPLL1_D2 19 macro
H A Dmt6797-clk.h47 #define CLK_TOP_SYSPLL1_D2 37 macro
H A Dmediatek,mt6795-clk.h52 #define CLK_TOP_SYSPLL1_D2 41 macro
H A Dmt6765-clk.h37 #define CLK_TOP_SYSPLL1_D2 2 macro
H A Dmt8173-clk.h54 #define CLK_TOP_SYSPLL1_D2 44 macro
H A Dmediatek,mt8365-clk.h17 #define CLK_TOP_SYSPLL1_D2 7 macro
H A Dmt2712-clk.h37 #define CLK_TOP_SYSPLL1_D2 6 macro
H A Dmt2701-clk.h16 #define CLK_TOP_SYSPLL1_D2 6 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7629-clk.h38 #define CLK_TOP_SYSPLL1_D2 25 macro
H A Dmt7623-clk.h33 #define CLK_TOP_SYSPLL1_D2 20 macro
/openbmc/linux/arch/arm/boot/dts/mediatek/
H A Dmt7629.dtsi268 assigned-clock-parents = <&topckgen CLK_TOP_SYSPLL1_D2>;
322 assigned-clock-parents = <&topckgen CLK_TOP_SYSPLL1_D2>,
391 <&topckgen CLK_TOP_SYSPLL1_D2>,
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt6795-topckgen.c406 FACTOR_FLAGS(CLK_TOP_SYSPLL1_D2, "syspll1_d2", "main_h546m", 1, 2, 0),
H A Dclk-mt8173-topckgen.c485 FACTOR_FLAGS(CLK_TOP_SYSPLL1_D2, "syspll1_d2", "main_h546m", 1, 2, 0),
H A Dclk-mt7622.c273 FACTOR(CLK_TOP_SYSPLL1_D2, "syspll1_d2", "mainpll", 1, 4),
H A Dclk-mt7629.c378 FACTOR(CLK_TOP_SYSPLL1_D2, "syspll1_d2", "mainpll", 1, 4),
H A Dclk-mt6797.c27 FACTOR(CLK_TOP_SYSPLL1_D2, "syspll1_d2", "syspll_d2", 1, 2),
H A Dclk-mt2712.c45 FACTOR(CLK_TOP_SYSPLL1_D2, "syspll1_d2", "syspll_d2", 1, 2),
H A Dclk-mt8365.c36 FACTOR(CLK_TOP_SYSPLL1_D2, "syspll1_d2", "mainpll", 1, 4),
H A Dclk-mt6765.c85 FACTOR(CLK_TOP_SYSPLL1_D2, "syspll1_d2", "syspll_d2", 1, 2),
H A Dclk-mt2701.c62 FACTOR(CLK_TOP_SYSPLL1_D2, "syspll1_d2", "syspll_d2", 1, 2),