Home
last modified time | relevance | path

Searched refs:CLK_HW_INIT_HW (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/clk/mmp/
H A Dclk-audio.c264 priv->sysclk_div.hw.init = CLK_HW_INIT_HW("sys_div", in register_clocks()
277 priv->sysclk_gate.hw.init = CLK_HW_INIT_HW("sys_clk", in register_clocks()
286 priv->sspa0_div.hw.init = CLK_HW_INIT_HW("sspa0_div", in register_clocks()
298 priv->sspa0_gate.hw.init = CLK_HW_INIT_HW("sspa0_clk", in register_clocks()
317 priv->sspa1_div.hw.init = CLK_HW_INIT_HW("sspa1_div", in register_clocks()
329 priv->sspa1_gate.hw.init = CLK_HW_INIT_HW("sspa1_clk", in register_clocks()
/openbmc/linux/drivers/clk/sprd/
H A Ddiv.h58 _shift, _width, _flags, CLK_HW_INIT_HW)
H A Dpll.h116 _fflag, _fvco, CLK_HW_INIT_HW)
H A Dgate.h88 CLK_HW_INIT_HW)
/openbmc/linux/drivers/clk/sunxi-ng/
H A Dccu_gate.h36 .hw.init = CLK_HW_INIT_HW(_name, \
H A Dccu_div.h119 .hw.init = CLK_HW_INIT_HW(_name, \
H A Dccu-sun6i-rtc.c189 .hw.init = CLK_HW_INIT_HW("iosc-32k", &iosc_clk.hw,
/openbmc/linux/drivers/clk/microchip/
H A Dclk-mpfs-ccc.c172 out_hw->divider.hw.init = CLK_HW_INIT_HW(name, &parent->hw, &clk_divider_ops, 0); in mpfs_ccc_register_outputs()
H A Dclk-mpfs.c275 .periph.hw.init = CLK_HW_INIT_HW(_name, _parent, &clk_gate_ops, \
/openbmc/linux/drivers/clk/stm32/
H A Dclk-stm32mp13.c1279 .hw.init = CLK_HW_INIT_HW("eth1ck_k", &ck_ker_eth1.hw, &clk_stm32_gate_ops, 0),
1284 .hw.init = CLK_HW_INIT_HW("eth1ptp_k", &ck_ker_eth1.hw, &clk_stm32_divider_ops,
1296 .hw.init = CLK_HW_INIT_HW("eth2ck_k", &ck_ker_eth2.hw, &clk_stm32_gate_ops, 0),
1301 .hw.init = CLK_HW_INIT_HW("eth2ptp_k", &ck_ker_eth2.hw, &clk_stm32_divider_ops,
/openbmc/linux/drivers/rtc/
H A Drtc-jz4740.c409 rtc->clk32k.init = CLK_HW_INIT_HW("clk32k", __clk_get_hw(clk), in jz4740_rtc_probe()
/openbmc/linux/include/linux/
H A Dclk-provider.h1415 #define CLK_HW_INIT_HW(_name, _parent, _ops, _flags) \ macro
1501 .hw.init = CLK_HW_INIT_HW(_name, \
/openbmc/linux/drivers/clk/
H A Dclk-bm1880.c192 .hw.init = CLK_HW_INIT_HW(_name, _parent, \
H A Dclk_test.c2196 ctx->hw.init = CLK_HW_INIT_HW("test-clock", &ctx->mux_ctx.hw, in clk_leaf_mux_set_rate_parent_test_init()