Home
last modified time | relevance | path

Searched refs:CLKID_MPLL2_DIV (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Daxg-clkc.h78 #define CLKID_MPLL2_DIV 67 macro
H A Dgxbb-clkc.h152 #define CLKID_MPLL2_DIV 144 macro
H A Dmeson8b-clkc.h105 #define CLKID_MPLL2_DIV 98 macro
H A Dg12a-clkc.h82 #define CLKID_MPLL2_DIV 71 macro
/openbmc/u-boot/drivers/clk/
H A Dclk_meson.c55 #define CLKID_MPLL2_DIV 144 macro
/openbmc/linux/drivers/clk/meson/
H A Dmeson8b.c2874 [CLKID_MPLL2_DIV] = &meson8b_mpll2_div.hw,
3078 [CLKID_MPLL2_DIV] = &meson8b_mpll2_div.hw,
3293 [CLKID_MPLL2_DIV] = &meson8b_mpll2_div.hw,
H A Dgxbb.c2877 [CLKID_MPLL2_DIV] = &gxbb_mpll2_div.hw,
3084 [CLKID_MPLL2_DIV] = &gxbb_mpll2_div.hw,
H A Dg12a.c4322 [CLKID_MPLL2_DIV] = &g12a_mpll2_div.hw,
4547 [CLKID_MPLL2_DIV] = &g12a_mpll2_div.hw,
4807 [CLKID_MPLL2_DIV] = &g12a_mpll2_div.hw,
H A Daxg.c1963 [CLKID_MPLL2_DIV] = &axg_mpll2_div.hw,