Searched refs:BYTE0_CLK_SRC (Results 1 – 25 of 31) sorted by relevance
12
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | qcom,mmcc-msm8994.h | 26 #define BYTE0_CLK_SRC 16 macro
|
| H A D | qcom,mmcc-msm8974.h | 42 #define BYTE0_CLK_SRC 33 macro
|
| H A D | qcom,mmcc-sdm660.h | 10 #define BYTE0_CLK_SRC 1 macro
|
| H A D | qcom,mmcc-apq8084.h | 47 #define BYTE0_CLK_SRC 38 macro
|
| H A D | qcom,gcc-msm8916.h | 52 #define BYTE0_CLK_SRC 43 macro
|
| H A D | qcom,gcc-msm8917.h | 24 #define BYTE0_CLK_SRC 17 macro
|
| H A D | qcom,gcc-msm8939.h | 52 #define BYTE0_CLK_SRC 43 macro
|
| H A D | qcom,gcc-msm8909.h | 37 #define BYTE0_CLK_SRC 25 macro
|
| H A D | qcom,mmcc-msm8998.h | 25 #define BYTE0_CLK_SRC 16 macro
|
| H A D | qcom,gcc-msm8953.h | 30 #define BYTE0_CLK_SRC 23 macro
|
| H A D | qcom,mmcc-msm8996.h | 42 #define BYTE0_CLK_SRC 33 macro
|
| /openbmc/linux/Documentation/devicetree/bindings/display/msm/ |
| H A D | qcom,msm8998-mdss.yaml | 152 assigned-clocks = <&mmcc BYTE0_CLK_SRC>, <&mmcc PCLK0_CLK_SRC>;
|
| /openbmc/linux/drivers/clk/qcom/ |
| H A D | mmcc-msm8974.c | 2462 [BYTE0_CLK_SRC] = &byte0_clk_src.clkr,
2584 [BYTE0_CLK_SRC] = &byte0_clk_src.clkr,
|
| H A D | mmcc-msm8994.c | 2424 [BYTE0_CLK_SRC] = &byte0_clk_src.clkr,
|
| H A D | gcc-msm8909.c | 2516 [BYTE0_CLK_SRC] = &byte0_clk_src.clkr,
|
| H A D | mmcc-sdm660.c | 2641 [BYTE0_CLK_SRC] = &byte0_clk_src.clkr,
|
| H A D | mmcc-apq8084.c | 2931 [BYTE0_CLK_SRC] = &byte0_clk_src.clkr,
|
| H A D | gcc-msm8917.c | 3068 [BYTE0_CLK_SRC] = &byte0_clk_src.clkr,
|
| H A D | mmcc-msm8998.c | 2647 [BYTE0_CLK_SRC] = &byte0_clk_src.clkr,
|
| H A D | mmcc-msm8996.c | 3367 [BYTE0_CLK_SRC] = &byte0_clk_src.clkr,
|
| H A D | gcc-msm8916.c | 3184 [BYTE0_CLK_SRC] = &byte0_clk_src.clkr,
|
| /openbmc/linux/arch/arm/boot/dts/qcom/ |
| H A D | qcom-msm8226.dtsi | 882 assigned-clocks = <&mmcc BYTE0_CLK_SRC>,
|
| H A D | qcom-msm8974.dtsi | 1930 assigned-clocks = <&mmcc BYTE0_CLK_SRC>, <&mmcc PCLK0_CLK_SRC>;
|
| /openbmc/linux/arch/arm64/boot/dts/qcom/ |
| H A D | msm8953.dtsi | 875 assigned-clocks = <&gcc BYTE0_CLK_SRC>,
|
| H A D | sdm630.dtsi | 1591 assigned-clocks = <&mmcc BYTE0_CLK_SRC>,
|
12