| /openbmc/linux/drivers/char/ |
| H A D | hpet.c | 195 timer = devp->hd_timer; in hpet_timer_set_irq()
198 v = readl(&timer->hpet_config); in hpet_timer_set_irq()
201 writel(v, &timer->hpet_config); in hpet_timer_set_irq()
407 timer = devp->hd_timer; in hpet_release()
412 &timer->hpet_config); in hpet_release()
447 timer = devp->hd_timer; in hpet_ioctl_ieon()
479 &timer->hpet_config); in hpet_ioctl_ieon()
573 timer = devp->hd_timer; in hpet_ioctl_common()
753 timer = devp->hd_timer; in __hpet_calibrate()
757 if (!timer) in __hpet_calibrate()
[all …]
|
| /openbmc/qemu/scripts/qemugdb/ |
| H A D | timers.py | 25 def dump_timers(self, timer): argument
29 timer['expire_time'],
30 timer['scale'],
31 timer['cb'],
32 timer['opaque']))
34 if int(timer['next']) > 0:
35 self.dump_timers(timer['next'])
|
| /openbmc/u-boot/doc/device-tree-bindings/timer/ |
| H A D | arc_timer.txt | 5 - compatible : should be "snps,arc-timer".
6 - reg : Specifies timer ID, could be either 0 or 1.
11 timer@0 {
12 compatible = "snps,arc-timer";
17 timer@1 {
18 compatible = "snps,arc-timer";
24 as each timer is driven by the same core clock.
|
| /openbmc/linux/Documentation/devicetree/bindings/timer/ |
| H A D | csky,gx6605s-timer.txt | 5 The timer is used in gx6605s soc as system timer and the driver
9 timer node bindings definition
12 Description: Describes gx6605s SOC timer
19 Definition: must be "csky,gx6605s-timer"
31 Definition: must be timer irq num defined by soc
36 timer0: timer@20a000 {
37 compatible = "csky,gx6605s-timer";
|
| H A D | arm,twd-timer.yaml | 4 $id: http://devicetree.org/schemas/timer/arm,twd-timer.yaml#
14 Timer-Watchdog (aka TWD), which provides both a per-cpu local timer
23 - arm,cortex-a9-twd-timer
24 - arm,cortex-a5-twd-timer
25 - arm,arm11mp-twd-timer
38 If present, the timer is powered through an always-on power domain,
52 timer@2c000600 {
53 compatible = "arm,arm11mp-twd-timer";
|
| H A D | nxp,lpc3220-timer.txt | 1 * NXP LPC3220 timer
3 The NXP LPC3220 timer is used on a wide range of NXP SoCs. This
8 Should be "nxp,lpc3220-timer".
12 Reference to the timer interrupt
14 Should contain a reference to timer clock.
20 timer1: timer@40085000 {
21 compatible = "nxp,lpc3220-timer";
|
| H A D | arm,arch_timer_mmio.yaml | 4 $id: http://devicetree.org/schemas/timer/arm,arch_timer_mmio.yaml#
7 title: ARM memory mapped architected timer
14 ARM cores may have a memory mapped architected timer, which provides up to 8
15 frames with a physical and optional virtual timer per frame.
23 - arm,armv7-timer-mem
45 description: If present, the timer is powered through an always-on power
50 description: Firmware does not initialize any of the generic timer CPU
76 - description: physical timer irq
77 - description: virtual timer irq
100 timer@f0000000 {
[all …]
|
| H A D | brcm,bcmbca-timer.yaml | 4 $id: http://devicetree.org/schemas/timer/brcm,bcmbca-timer.yaml#
7 title: Broadcom Broadband SoC timer
15 - const: brcm,bcm6345-timer
20 - const: brcm,bcm63138-timer
37 timer@fffe0200 {
38 compatible = "brcm,bcm6345-timer";
|
| H A D | csky,mptimer.txt | 5 C-SKY multi-processors timer is designed for C-SKY SMP system and the
8 - PTIM_CTLR "cr<0, 14>" Control reg to start reset timer.
14 timer node bindings definition
17 Description: Describes SMP timer
32 Definition: must be timer irq num defined by soc
37 timer: timer {
|
| /openbmc/linux/arch/s390/include/asm/ |
| H A D | vtimer.h | 22 extern void init_virt_timer(struct vtimer_list *timer);
23 extern void add_virt_timer(struct vtimer_list *timer);
24 extern void add_virt_timer_periodic(struct vtimer_list *timer);
25 extern int mod_virt_timer(struct vtimer_list *timer, u64 expires);
26 extern int mod_virt_timer_periodic(struct vtimer_list *timer, u64 expires);
27 extern int del_virt_timer(struct vtimer_list *timer);
|
| /openbmc/linux/drivers/clocksource/ |
| H A D | timer-msc313e.c | 93 struct timer_of *timer = to_timer_of(evt); in msc313e_timer_clkevt_shutdown() local
95 msc313e_timer_stop(timer_of_base(timer)); in msc313e_timer_clkevt_shutdown()
102 struct timer_of *timer = to_timer_of(evt); in msc313e_timer_clkevt_set_oneshot() local
104 msc313e_timer_stop(timer_of_base(timer)); in msc313e_timer_clkevt_set_oneshot()
112 struct timer_of *timer = to_timer_of(evt); in msc313e_timer_clkevt_set_periodic() local
114 msc313e_timer_stop(timer_of_base(timer)); in msc313e_timer_clkevt_set_periodic()
115 msc313e_timer_setup(timer_of_base(timer), timer_of_period(timer)); in msc313e_timer_clkevt_set_periodic()
116 msc313e_timer_start(timer_of_base(timer), true); in msc313e_timer_clkevt_set_periodic()
123 struct timer_of *timer = to_timer_of(clkevt); in msc313e_timer_clkevt_next_event() local
125 msc313e_timer_stop(timer_of_base(timer)); in msc313e_timer_clkevt_next_event()
[all …]
|
| H A D | timer-keystone.c | 46 } timer; variable
50 return readl_relaxed(timer.base + rg); in keystone_timer_readl()
55 writel_relaxed(val, timer.base + rg); in keystone_timer_writel()
139 keystone_timer_config(timer.hz_period, TCR_ENAMODE_PERIODIC_MASK); in keystone_set_periodic()
145 struct clock_event_device *event_dev = &timer.event_dev; in keystone_timer_init()
156 timer.base = of_iomap(np, 0); in keystone_timer_init()
157 if (!timer.base) { in keystone_timer_init()
165 iounmap(timer.base); in keystone_timer_init()
192 timer.hz_period = DIV_ROUND_UP(rate, HZ); in keystone_timer_init()
221 iounmap(timer.base); in keystone_timer_init()
|
| H A D | timer-mediatek.c | 143 val = readl(timer_of_base(to) + GPT_CTRL_REG(timer)); in mtk_gpt_clkevt_time_stop()
145 GPT_CTRL_REG(timer)); in mtk_gpt_clkevt_time_stop()
149 unsigned long delay, u8 timer) in mtk_gpt_clkevt_time_setup() argument
155 bool periodic, u8 timer) in mtk_gpt_clkevt_time_start() argument
162 val = readl(timer_of_base(to) + GPT_CTRL_REG(timer)); in mtk_gpt_clkevt_time_start()
173 timer_of_base(to) + GPT_CTRL_REG(timer)); in mtk_gpt_clkevt_time_start()
222 timer_of_base(to) + GPT_CTRL_REG(timer)); in mtk_gpt_setup()
225 timer_of_base(to) + GPT_CLK_REG(timer)); in mtk_gpt_setup()
227 writel(0x0, timer_of_base(to) + GPT_CMP_REG(timer)); in mtk_gpt_setup()
230 timer_of_base(to) + GPT_CTRL_REG(timer)); in mtk_gpt_setup()
[all …]
|
| /openbmc/linux/tools/testing/selftests/bpf/progs/ |
| H A D | timer_mim.c | 12 struct bpf_timer timer; member
44 bpf_timer_set_callback(&val->timer, timer_cb1); in timer_cb2()
45 if (bpf_timer_start(&val->timer, 1000, 0)) in timer_cb2()
55 bpf_timer_set_callback(&val->timer, timer_cb2); in timer_cb1()
56 if (bpf_timer_start(&val->timer, 1000, 0)) in timer_cb1()
82 bpf_timer_init(&val->timer, inner_map, CLOCK_MONOTONIC); in BPF_PROG()
83 if (bpf_timer_set_callback(&val->timer, timer_cb1)) in BPF_PROG()
85 if (bpf_timer_start(&val->timer, 0, 0)) in BPF_PROG()
|
| /openbmc/linux/include/linux/ |
| H A D | cs5535.h | 211 extern uint16_t cs5535_mfgpt_read(struct cs5535_mfgpt_timer *timer,
213 extern void cs5535_mfgpt_write(struct cs5535_mfgpt_timer *timer, uint16_t reg,
216 extern int cs5535_mfgpt_toggle_event(struct cs5535_mfgpt_timer *timer, int cmp,
218 extern int cs5535_mfgpt_set_irq(struct cs5535_mfgpt_timer *timer, int cmp,
220 extern struct cs5535_mfgpt_timer *cs5535_mfgpt_alloc_timer(int timer,
222 extern void cs5535_mfgpt_free_timer(struct cs5535_mfgpt_timer *timer);
224 static inline int cs5535_mfgpt_setup_irq(struct cs5535_mfgpt_timer *timer, in cs5535_mfgpt_setup_irq() argument
227 return cs5535_mfgpt_set_irq(timer, cmp, irq, 1); in cs5535_mfgpt_setup_irq()
230 static inline int cs5535_mfgpt_release_irq(struct cs5535_mfgpt_timer *timer, in cs5535_mfgpt_release_irq() argument
233 return cs5535_mfgpt_set_irq(timer, cmp, irq, 0); in cs5535_mfgpt_release_irq()
|
| /openbmc/u-boot/arch/arm/mach-davinci/ |
| H A D | timer.c | 30 static struct davinci_timer * const timer = variable
40 writel(0x0, &timer->tcr); in timer_init()
41 writel(0x0, &timer->tgcr); in timer_init()
42 writel(0x06 | ((TIM_CLK_DIV - 1) << 8), &timer->tgcr); in timer_init()
43 writel(0x0, &timer->tim34); in timer_init()
44 writel(TIMER_LOAD_VAL, &timer->prd34); in timer_init()
45 writel(2 << 22, &timer->tcr); in timer_init()
57 unsigned long now = readl(&timer->tim34); in get_ticks()
|
| /openbmc/linux/drivers/net/wireguard/ |
| H A D | timers.c | 31 struct timer_list *timer, in mod_peer_timer() argument
37 mod_timer(timer, expires); in mod_peer_timer()
41 static void wg_expired_retransmit_handshake(struct timer_list *timer) in wg_expired_retransmit_handshake() argument
43 struct wg_peer *peer = from_timer(peer, timer, in wg_expired_retransmit_handshake()
79 static void wg_expired_send_keepalive(struct timer_list *timer) in wg_expired_send_keepalive() argument
81 struct wg_peer *peer = from_timer(peer, timer, timer_send_keepalive); in wg_expired_send_keepalive()
91 static void wg_expired_new_handshake(struct timer_list *timer) in wg_expired_new_handshake() argument
93 struct wg_peer *peer = from_timer(peer, timer, timer_new_handshake); in wg_expired_new_handshake()
105 static void wg_expired_zero_key_material(struct timer_list *timer) in wg_expired_zero_key_material() argument
107 struct wg_peer *peer = from_timer(peer, timer, timer_zero_key_material); in wg_expired_zero_key_material()
[all …]
|
| /openbmc/linux/Documentation/leds/ |
| H A D | ledtrig-transient.rst | 5 The leds timer trigger does not currently have an interface to activate
15 Without one shot timer interface, user space can still use timer trigger to
79 - one shot timer activate mechanism.
84 activate state indicates a timer with a value of specified
86 deactivated state indicates that there is no active timer
98 held for the duration of the one shot timer and then the
120 echo 0 > activate cancels currently running timer.
122 activate. Currently active timer if
125 activate. Currently active timer if any,
150 echo 1 > activate - start timer = duration to run once
[all …]
|
| /openbmc/qemu/hw/timer/ |
| H A D | allwinner-a10-pit.c | 121 ptimer_transaction_begin(s->timer[index]); in a10_pit_write()
131 ptimer_run(s->timer[index], oneshot); in a10_pit_write()
133 ptimer_stop(s->timer[index]); in a10_pit_write()
135 ptimer_transaction_commit(s->timer[index]); in a10_pit_write()
139 ptimer_transaction_begin(s->timer[index]); in a10_pit_write()
141 ptimer_transaction_commit(s->timer[index]); in a10_pit_write()
232 ptimer_transaction_begin(s->timer[i]); in a10_pit_reset()
233 ptimer_stop(s->timer[i]); in a10_pit_reset()
235 ptimer_transaction_commit(s->timer[i]); in a10_pit_reset()
253 ptimer_stop(s->timer[i]); in a10_pit_timer_cb()
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/net/ |
| H A D | intel,ixp46x-ptp-timer.yaml | 5 $id: http://devicetree.org/schemas/net/intel,ixp46x-ptp-timer.yaml#
14 The Intel IXP46x PTP timer is known in the manual as IEEE1588 Hardware
16 timer. It exists in the Intel IXP45x and IXP46x XScale SoCs.
20 const: intel,ixp46x-ptp-timer
28 PRP timer, usually a GPIO interrupt.
30 PRP timer, usually a GPIO interrupt.
48 ptp-timer@c8010000 {
49 compatible = "intel,ixp46x-ptp-timer";
|
| /openbmc/u-boot/arch/arm/dts/ |
| H A D | stm32mp157c.dtsi | 68 timer {
150 timer@1 {
171 timer@2 {
192 timer@3 {
213 timer@4 {
229 timer@5 {
245 timer@6 {
266 timer@11 {
287 timer@12 {
489 timer@0 {
[all …]
|
| /openbmc/linux/net/x25/ |
| H A D | x25_timer.c | 31 timer_setup(&x25->timer, x25_timer_expiry, 0); in x25_init_timers()
51 mod_timer(&x25->timer, jiffies + x25->t2); in x25_start_t2timer()
58 mod_timer(&x25->timer, jiffies + x25->t21); in x25_start_t21timer()
65 mod_timer(&x25->timer, jiffies + x25->t22); in x25_start_t22timer()
72 mod_timer(&x25->timer, jiffies + x25->t23); in x25_start_t23timer()
77 del_timer(&x25_sk(sk)->timer); in x25_stop_timer()
84 if (!timer_pending(&x25->timer)) in x25_display_timer()
87 return x25->timer.expires - jiffies; in x25_display_timer()
159 struct x25_sock *x25 = from_timer(x25, t, timer); in x25_timer_expiry()
|
| /openbmc/qemu/hw/watchdog/ |
| H A D | wdt_imx2.c | 51 ptimer_transaction_begin(s->timer); in imx2_wdt_reset()
52 ptimer_stop(s->timer); in imx2_wdt_reset()
53 ptimer_transaction_commit(s->timer); in imx2_wdt_reset()
130 ptimer_transaction_begin(s->timer); in imx_wdt2_update_timer()
132 ptimer_stop(s->timer); in imx_wdt2_update_timer()
140 ptimer_run(s->timer, 1); in imx_wdt2_update_timer()
143 ptimer_transaction_commit(s->timer); in imx_wdt2_update_timer()
269 ptimer_transaction_begin(s->timer); in imx2_wdt_realize()
270 ptimer_set_freq(s->timer, 2); in imx2_wdt_realize()
271 ptimer_set_limit(s->timer, 0xff, 1); in imx2_wdt_realize()
[all …]
|
| /openbmc/linux/arch/riscv/boot/dts/thead/ |
| H A D | th1520.dtsi | 158 clint: timer@ffdc000000 {
295 timer0: timer@ffefc32000 {
299 clock-names = "timer";
304 timer1: timer@ffefc32014 {
308 clock-names = "timer";
317 clock-names = "timer";
326 clock-names = "timer";
355 clock-names = "timer";
364 clock-names = "timer";
373 clock-names = "timer";
[all …]
|
| /openbmc/linux/arch/powerpc/sysdev/ |
| H A D | mpic_timer.c | 64 struct mpic_timer timer[TIMERS_PER_GROUP]; member
128 return &priv->timer[num]; in detect_idle_cascade_timer()
146 casc_priv = priv->timer[num].cascade_handle; in set_cascade_timer()
193 struct mpic_timer *timer; in get_timer() local
210 timer = get_cascade_timer(priv, ticks); in get_timer()
211 if (!timer) in get_timer()
214 return timer; in get_timer()
228 priv->timer[num].cascade_handle = NULL; in get_timer()
230 return &priv->timer[num]; in get_timer()
331 free_irq(priv->timer[handle->num].irq, priv->timer[handle->num].dev); in mpic_free_timer()
[all …]
|