/openbmc/linux/Documentation/ABI/testing/ |
H A D | debugfs-driver-genwqe | 59 version. Used bitstream and bitstream clocking information.
|
/openbmc/linux/Documentation/devicetree/bindings/pci/ |
H A D | brcm,stb-pcie.yaml | 62 description: Indicates usage of spread-spectrum clocking.
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | meson-gxbb.dtsi | 246 * Mali clocking is provided by two identical clock paths 679 * VPU clocking is provided by two identical clock paths
|
H A D | fsl-ls1046a.dtsi | 40 clockgen: clocking@1ee1000 {
|
H A D | fsl-ls1043a.dtsi | 40 clockgen: clocking@1ee1000 {
|
H A D | ls1021a.dtsi | 107 clockgen: clocking@1ee1000 {
|
H A D | meson-gxl.dtsi | 680 * VPU clocking is provided by two identical clock paths
|
/openbmc/linux/Documentation/driver-api/thermal/ |
H A D | intel_dptf.rst | 231 Set the FIVR spread spectrum clocking percentage 234 Enable/disable of the FIVR spread spectrum clocking feature
|
/openbmc/u-boot/doc/device-tree-bindings/spi/ |
H A D | spi-bus.txt | 49 - spi-max-frequency - (required) Maximum SPI clocking speed of device in Hz
|
/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | baikal,bt1-ccu-pll.yaml | 15 responsible for the chip subsystems clocking and resetting. The CCU is
|
H A D | baikal,bt1-ccu-div.yaml | 15 responsible for the chip subsystems clocking and resetting. The CCU is
|
H A D | nvidia,tegra124-dfll.txt | 6 The DFLL IP block on Tegra is a root clocksource designed for clocking
|
H A D | qoriq-clock.txt | 3 Freescale QorIQ chips take primary clocking input from the external
|
/openbmc/linux/Documentation/devicetree/bindings/spi/ |
H A D | spi-peripheral-props.yaml | 45 Maximum SPI clocking speed of the device in Hz.
|
/openbmc/linux/drivers/clk/ |
H A D | Kconfig | 40 Supports the clocking subsystem of the WM831x/2x series of 197 clocking support and five output dividers. The driver only supports 325 This driver supports the clocking features of the Cirrus Logic
|
/openbmc/linux/arch/arm/boot/dts/arm/ |
H A D | integratorcp.dts | 44 * The Integrator/CP overall clocking architecture can be found in
|
/openbmc/u-boot/board/freescale/t1040qds/ |
H A D | README | 50 - Single source clocking implementation
|
/openbmc/u-boot/board/sbc8349/ |
H A D | README | 115 The third option builds PCI support in, and leaves the clocking at the
|
/openbmc/linux/Documentation/devicetree/bindings/mfd/ |
H A D | cirrus,lochnagar.yaml | 17 platform. Audio system topology, clocking and power can all be
|
/openbmc/linux/arch/arm64/boot/dts/apple/ |
H A D | t600x-die0.dtsi | 173 * TODO: figure out the clocking properly, there may
|
/openbmc/u-boot/doc/device-tree-bindings/net/ |
H A D | snps,dwc-qos-ethernet.txt | 4 IP block. The IP supports multiple options for bus type, clocking and reset
|
/openbmc/linux/Documentation/devicetree/bindings/net/ |
H A D | snps,dwc-qos-ethernet.txt | 7 IP block. The IP supports multiple options for bus type, clocking and reset
|
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/ |
H A D | cirrus,lochnagar.yaml | 17 Audio system topology, clocking and power can all be controlled through
|
/openbmc/linux/Documentation/core-api/ |
H A D | kernel-api.rst | 391 codecs, and devices with strict requirements for interface clocking.
|
/openbmc/linux/drivers/net/wan/ |
H A D | farsync.c | 228 u8 clocking; member 1636 FST_WRB(card, suConfig.clocking, info->clockSource); in set_conf_from_info() 1752 info->clockSource = FST_RDB(card, suConfig.clocking); in gather_conf_info()
|