Searched hist:"2 fa480d3" (Results 1 – 4 of 4) sorted by relevance
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | soc15.h | 2fa480d3 Tue Sep 27 04:51:33 CDT 2022 Le Ma <le.ma@amd.com> drm/amdgpu: add helpers to access registers on different AIDs
SMN address which is larger than 32bit has different indications through bit[34:32] on different AIDs.
v2: put smn addressing of different AIDs into asic specific place v3: change to ext_id/ext_offset naming
Signed-off-by: Le Ma <le.ma@amd.com> Reviewed-by: Lijo Lazar <lijo.lazar@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
|
H A D | soc15_common.h | 2fa480d3 Tue Sep 27 04:51:33 CDT 2022 Le Ma <le.ma@amd.com> drm/amdgpu: add helpers to access registers on different AIDs
SMN address which is larger than 32bit has different indications through bit[34:32] on different AIDs.
v2: put smn addressing of different AIDs into asic specific place v3: change to ext_id/ext_offset naming
Signed-off-by: Le Ma <le.ma@amd.com> Reviewed-by: Lijo Lazar <lijo.lazar@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
|
H A D | soc15.c | 2fa480d3 Tue Sep 27 04:51:33 CDT 2022 Le Ma <le.ma@amd.com> drm/amdgpu: add helpers to access registers on different AIDs
SMN address which is larger than 32bit has different indications through bit[34:32] on different AIDs.
v2: put smn addressing of different AIDs into asic specific place v3: change to ext_id/ext_offset naming
Signed-off-by: Le Ma <le.ma@amd.com> Reviewed-by: Lijo Lazar <lijo.lazar@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
|
H A D | amdgpu.h | 2fa480d3 Tue Sep 27 04:51:33 CDT 2022 Le Ma <le.ma@amd.com> drm/amdgpu: add helpers to access registers on different AIDs
SMN address which is larger than 32bit has different indications through bit[34:32] on different AIDs.
v2: put smn addressing of different AIDs into asic specific place v3: change to ext_id/ext_offset naming
Signed-off-by: Le Ma <le.ma@amd.com> Reviewed-by: Lijo Lazar <lijo.lazar@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
|