Home
last modified time | relevance | path

Searched +full:vdd +full:- +full:l (Results 1 – 25 of 86) sorted by relevance

1234

/openbmc/linux/Documentation/devicetree/bindings/regulator/
H A Dqcom,rpmh-regulator.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/regulator/qcom,rpmh-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
11 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
14 rpmh-regulator devices support PMIC regulator management via the Voltage
22 It is used for clock buffers, low-voltage switches, and LDO/SMPS regulators
37 For PM6150, smps1 - smps5, ldo1 - ldo19
38 For PM6150L, smps1 - smps8, ldo1 - ldo11, bob
[all …]
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dti,cdce925.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexander Stein <alexander.stein@ew.tq-group.com>
15 - CDCE(L)913: 1-PLL, 3 Outputs https://www.ti.com/product/cdce913
16 - CDCE(L)925: 2-PLL, 5 Outputs https://www.ti.com/product/cdce925
17 - CDCE(L)937: 3-PLL, 7 Outputs https://www.ti.com/product/cdce937
18 - CDCE(L)949: 4-PLL, 9 Outputs https://www.ti.com/product/cdce949
23 - ti,cdce913
24 - ti,cdce925
[all …]
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsdm845-cheza.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
25 stdout-path = "serial0:115200n8";
29 compatible = "pwm-backlight";
31 enable-gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>;
32 power-supply = <&ppvar_sys>;
33 pinctrl-names = "default";
34 pinctrl-0 = <&ap_edp_bklten>;
37 /* FIXED REGULATORS - parents above children */
[all …]
H A Dsdm850-samsung-w737.dts1 // SPDX-License-Identifier: BSD-3-Clause
8 /dts-v1/;
10 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
11 #include <dt-bindings/input/gpio-keys.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
14 #include <dt-bindings/sound/qcom,q6afe.h>
15 #include <dt-bindings/sound/qcom,q6asm.h>
17 #include "sdm845-wcd9340.dtsi"
24 /delete-node/ &qseecom_mem;
[all …]
H A Dsc7280-crd-r3.dts1 // SPDX-License-Identifier: BSD-3-Clause
8 /dts-v1/;
10 #include "sc7280-idp.dtsi"
11 #include "sc7280-idp-ec-h1.dtsi"
14 model = "Qualcomm Technologies, Inc. sc7280 CRD platform (rev3 - 4)";
15 compatible = "qcom,sc7280-crd",
16 "google,hoglin-rev3", "google,hoglin-rev4",
17 "google,piglin-rev3", "google,piglin-rev4",
25 stdout-path = "serial0:115200n8";
30 regulators-2 {
[all …]
H A Dsc7180-trogdor.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/gpio-keys.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
13 #include <dt-bindings/sound/sc7180-lpass.h>
16 #include "sc7180-firmware-tfa.dtsi"
22 thermal-zones {
23 charger_thermal: charger-thermal {
[all …]
H A Dsm8250-xiaomi-elish-common.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/arm/qcom,ids.h>
7 #include <dt-bindings/phy/phy.h>
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
19 /delete-node/ &adsp_mem;
20 /delete-node/ &cdsp_secure_heap;
21 /delete-node/ &slpi_mem;
22 /delete-node/ &spss_mem;
23 /delete-node/ &xbl_aop_mem;
26 classis-type = "tablet";
[all …]
H A Dsc7280-herobrine.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
16 #include <dt-bindings/input/gpio-keys.h>
17 #include <dt-bindings/input/input.h>
18 #include <dt-bindings/leds/common.h>
20 #include "sc7280-qcard.dtsi"
21 #include "sc7280-chrome-common.dtsi"
25 stdout-path = "serial0:115200n8";
38 ppvar_sys: ppvar-sys-regulator {
39 compatible = "regulator-fixed";
40 regulator-name = "ppvar_sys";
[all …]
H A Dqrb5165-rb5.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
8 #include <dt-bindings/leds/common.h>
9 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
10 #include <dt-bindings/sound/qcom,q6afe.h>
11 #include <dt-bindings/sound/qcom,q6asm.h>
19 compatible = "qcom,qrb5165-rb5", "qcom,sm8250";
20 qcom,msm-id = <455 0x20001>;
21 qcom,board-id = <11 3>;
29 stdout-path = "serial0:115200n8";
[all …]
H A Dapq8096-db820c.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2014-2016, The Linux Foundation. All rights reserved.
6 /dts-v1/;
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/leds/common.h>
14 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
15 #include <dt-bindings/sound/qcom,q6afe.h>
16 #include <dt-bindings/sound/qcom,q6asm.h>
17 #include <dt-bindings/sound/qcom,wcd9335.h>
[all …]
/openbmc/linux/Documentation/devicetree/bindings/iio/adc/
H A Dti,lmp92064.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Leonard Göhrs <l.goehrs@pengutronix.de>
22 - ti,lmp92064
27 vdd-supply:
30 vdig-supply:
34 shunt-resistor-micro-ohms:
40 reset-gpios:
44 - compatible
[all …]
/openbmc/openbmc/meta-ibm/recipes-phosphor/logging/phosphor-logging/p10bmc/
H A Dcom.ibm.Hardware.Chassis.Model.Everest_dev_callouts.json6 "LocationCode":"P0-C0",
7 "MRU":"/sys-0/node-0/bellavista-0/eBMC-card-conn-0/Tola-0/bmc-0",
8 "Name":"/sys-0/node-0/bellavista-0/eBMC-card-conn-0/Tola-0",
12 "LocationCode":"P0-C61",
13 "MRU":"/sys-0/node-0/bellavista-0/proc_socket-0/godel-0/power10",
14 "Name":"/sys-0/node-0/bellavista-0/proc_socket-0/godel-0",
19 "Name":"/sys-0/node-0/bellavista-0",
20 "Priority":"L"
23 "Dest":"/sys-0/node-0/bellavista-0/proc_socket-0/godel-0/power10-0",
24 "Source":"/sys-0/node-0/bellavista-0/eBMC-card-conn-0/Tola-0/bmc-0"
[all …]
H A Dcom.ibm.Hardware.Chassis.Model.Rainier2U_dev_callouts.json6 "LocationCode":"P0-C5",
7 "MRU":"/sys-0/node-0/nisqually-0/ebmc-card-connector-0/ingraham-0/BMC-0",
8 "Name":"/sys-0/node-0/nisqually-0/ebmc-card-connector-0/ingraham-0",
12 "LocationCode":"P0-C15",
13 "MRU":"/sys-0/node-0/nisqually-0/proc_socket-0/godel-0/power10",
14 "Name":"/sys-0/node-0/nisqually-0/proc_socket-0/godel-0",
19 "Name":"/sys-0/node-0/nisqually-0",
20 "Priority":"L"
23 "Dest":"/sys-0/node-0/nisqually-0/proc_socket-0/godel-0/power10-0",
24 "Source":"/sys-0/node-0/nisqually-0/ebmc-card-connector-0/ingraham-0/bmc-0"
[all …]
/openbmc/linux/drivers/video/backlight/
H A Dcorgi_lcd.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (c) 2004-2006 Richard Purdie
43 #define POWER1_GVSS_ON 0x02 /* GVSS(-8V) Power Supply ON */
44 #define POWER1_VDD_ON 0x04 /* VDD(8V),SVSS(-4V) Power Supply ON */
47 #define POWER1_GVSS_OFF 0x00 /* GVSS(-8V) Power Supply OFF */
48 #define POWER1_VDD_OFF 0x00 /* VDD(8V),SVSS(-4V) Power Supply OFF */
176 .tx_buf = lcd->buf, in corgi_ssp_lcdtg_send()
179 lcd->buf[0] = ((adrs & 0x07) << 5) | (data & 0x1f); in corgi_ssp_lcdtg_send()
183 return spi_sync(lcd->spi_dev, &msg); in corgi_ssp_lcdtg_send()
225 /* VDD(+8V), SVSS(-4V) ON */ in corgi_lcd_power_on()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/interconnect/
H A Dsamsung,exynos-bus.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/interconnect/samsung,exynos-bus.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chanwoo Choi <cw00.choi@samsung.com>
11 - Krzysztof Kozlowski <krzk@kernel.org>
15 sub-blocks in SoC. Most Exynos SoCs share the common architecture for buses.
20 sub-blocks.
22 The Exynos SoC includes the various sub-blocks which have the each AXI bus.
24 line. The power line might be shared among one more sub-blocks. So, we can
[all …]
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3399-orangepi.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "dt-bindings/pwm/pwm.h"
9 #include "dt-bindings/input/input.h"
10 #include <dt-bindings/interrupt-controller/irq.h>
11 #include "dt-bindings/usb/pd.h"
13 #include "rk3399-opp.dtsi"
17 compatible = "rockchip,rk3399-orangepi", "rockchip,rk3399";
26 stdout-path = "serial2:1500000n8";
29 clkin_gmac: external-gmac-clock {
[all …]
H A Drk3566-box-demo.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/pinctrl/rockchip.h>
13 #include <dt-bindings/soc/rockchip,vop2.h>
18 compatible = "rockchip,rk3566-box-demo", "rockchip,rk3566";
28 stdout-path = "serial2:1500000n8";
31 gmac1_clkin: external-gmac1-clock {
32 compatible = "fixed-clock";
[all …]
H A Drk3566-pinenote.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 #include <dt-bindings/gpio/gpio.h>
4 #include <dt-bindings/input/gpio-keys.h>
5 #include <dt-bindings/input/input.h>
6 #include <dt-bindings/leds/common.h>
7 #include <dt-bindings/pinctrl/rockchip.h>
17 stdout-path = "serial2:1500000n8";
20 adc-keys {
21 compatible = "adc-keys";
22 io-channels = <&saradc 0>;
[all …]
H A Drk3328-nanopi-r2s.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright (c) 2020 David Bauer <mail@david-bauer.net>
6 /dts-v1/;
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/gpio/gpio.h>
14 compatible = "friendlyarm,nanopi-r2s", "rockchip,rk3328";
22 stdout-path = "serial2:1500000n8";
25 gmac_clk: gmac-clock {
26 compatible = "fixed-clock";
27 clock-frequency = <125000000>;
[all …]
H A Drk3328-orangepi-r1-plus.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Based on rk3328-nanopi-r2s.dts, which is:
4 * Copyright (c) 2020 David Bauer <mail@david-bauer.net>
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/leds/common.h>
15 compatible = "xunlong,orangepi-r1-plus", "rockchip,rk3328";
23 stdout-path = "serial2:1500000n8";
26 gmac_clk: gmac-clock {
27 compatible = "fixed-clock";
[all …]
/openbmc/u-boot/board/nvidia/cardhu/
H A Dcardhu.c1 // SPDX-License-Identifier: GPL-2.0+
3 * (C) Copyright 2010-2013
13 #include "pinmux-config-cardhu.h"
31 /* Initialize any non-default pad configs (APB_MISC_GP regs) */ in pinmux_init()
79 * NOTE: We don't do mmc-specific pin muxes here. in pin_mux_mmc()
107 debug("failed to set VDD supply\n"); in tegra_pcie_board_init()
112 err = gpio_request(TEGRA_GPIO(L, 7), "PEX"); in tegra_pcie_board_init()
116 gpio_direction_output(TEGRA_GPIO(L, 7), 1); in tegra_pcie_board_init()
/openbmc/u-boot/board/freescale/common/
H A Dvid.c1 // SPDX-License-Identifier: GPL-2.0+
36 int __weak board_adjust_vdd(int vdd) in board_adjust_vdd() argument
48 * accuracy. So we just check each address in a hopefully non-intrusive mode
52 * 0x08 (Verified on T1040RDB-PA,T4240RDB-PB,X-T4240RDB-16GPA)
53 * 0x09 (Verified on T1040RDB-PA)
73 return -1; in find_ir_chip_on_i2c()
117 return -1; in read_voltage_from_INA220()
150 return -1; in read_voltage_from_IR()
168 voltage_read -= board_vdd_drop_compensation(); in read_voltage_from_IR()
181 /* select the PAGE 0 using PMBus commands PAGE for VDD*/ in read_voltage_from_LTC()
[all …]
/openbmc/linux/arch/arm/boot/dts/st/
H A Dstm32mp15xx-dhcom-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) 2019-2020 Marek Vasut <marex@denx.de>
6 #include "stm32mp15-pinctrl.dtsi"
7 #include "stm32mp15xxaa-pinctrl.dtsi"
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/mfd/st,stpmic1.h>
24 reserved-memory {
25 #address-cells = <1>;
26 #size-cells = <1>;
30 compatible = "shared-dma-pool";
[all …]
/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dmv_ddr_spd.h1 /* SPDX-License-Identifier: GPL-2.0 */
12 * Based on JEDEC Standard No. 21-C, 4.1.2.L-4:
18 /* block 1: module specific parameters sub-block */
20 /* block 1: hybrid memory parameters sub-block */
121 union { /* module nominal voltage, vdd */
185 unsigned char byte_28; /* min active to precharge delay time (t ras min), l-s-byte, mtb */
186 unsigned char byte_29; /* min active to active/refresh delay time (t rc min), l-s-byte, mtb */
187 unsigned char byte_30; /* min refresh recovery delay time (t rfc1 min), l-s-byte, mtb */
188 unsigned char byte_31; /* min refresh recovery delay time (t rfc1 min), m-s-byte, mtb */
189 unsigned char byte_32; /* min refresh recovery delay time (t rfc2 min), l-s-byte, mtb */
[all …]
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drk3066a-bqcurie2.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright (c) 2013 MundoReader S.L.
7 /dts-v1/;
8 #include <dt-bindings/input/input.h>
13 compatible = "mundoreader,bq-curie2", "rockchip,rk3066a";
25 vdd_log: vdd-log {
26 compatible = "pwm-regulator";
28 regulator-name = "vdd_log";
29 regulator-min-microvolt = <1200000>;
30 regulator-max-microvolt = <1200000>;
[all …]

1234