/openbmc/linux/Documentation/driver-api/ |
H A D | edac.rst | 5 ---------------------------------------- 8 *sockets, *socket sets*, *banks*, *rows*, *chip-select rows*, *channels*, 13 creating a common ground for discussion, terms and their definitions 18 The individual DRAM chips on a memory stick. These devices commonly 25 A printed circuit board that aggregates multiple memory devices in 32 A physical connector on the motherboard that accepts a single memory 33 stick. Also called as "slot" on several datasheets. 37 A memory controller channel, responsible to communicate with a group of 43 It is typically the highest hierarchy on a Fully-Buffered DIMM memory 50 of correcting more errors than on single mode. [all …]
|
H A D | sm501.rst | 9 The Silicon Motion SM501 multimedia companion chip is a multifunction device 11 asynchronous serial ports, audio functions, and a dual display video interface. 15 ---- 23 chips via the platform device and driver system. 25 On detection of a device, the core initialises the chip (which may 29 The core re-uses the platform device system as the platform device 30 system provides enough features to support the drivers without the 31 need to create a new bus-type and the associated code to go with it. 35 --------- 37 Each peripheral has a view of the device which is implicitly narrowed to [all …]
|
/openbmc/linux/drivers/rtc/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 16 depends on !S390 20 be allowed to plug one or more RTCs to your system. You will 26 bool "Set system time from RTC on startup and resume" 29 If you say yes here, the system time (wall clock) will be set using 30 the value read from a specified RTC device. This is useful to avoid 34 string "RTC used to set the system time" 35 depends on RTC_HCTOSYS 38 The RTC device that will be used to (re)initialize the system 39 clock, usually rtc0. Initialization is done when the system [all …]
|
/openbmc/linux/drivers/tty/serial/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 7 depends on HAS_IOMEM 11 depends on SERIAL_CORE 19 comment "Non-8250 serial port support" 23 depends on ARM_AMBA || COMPILE_TEST 27 an Integrator/AP or Integrator/PP2 platform, or if you have a 33 bool "Support for console on AMBA serial port" 34 depends on SERIAL_AMBA_PL010=y 37 Say Y here if you wish to use an AMBA PrimeCell UART as the system 38 console (the system console is the device which receives all kernel [all …]
|
/openbmc/linux/Documentation/hwmon/ |
H A D | max16065.rst | 11 Addresses scanned: - 15 http://datasheets.maxim-ic.com/en/ds/MAX16065-MAX16066.pdf 21 Addresses scanned: - 25 http://datasheets.maxim-ic.com/en/ds/MAX16067.pdf 31 Addresses scanned: - 35 http://datasheets.maxim-ic.com/en/ds/MAX16068.pdf 41 Addresses scanned: - 45 http://datasheets.maxim-ic.com/en/ds/MAX16070-MAX16071.pdf 47 Author: Guenter Roeck <linux@roeck-us.net> 51 ----------- [all …]
|
H A D | tmp513.rst | 1 .. SPDX-License-Identifier: GPL-2.0 22 Eric Tremblay <etremblay@distech-controls.com> 25 ----------- 28 The TMP512 (dual-channel) and TMP513 (triple-channel) are system monitors 29 that include remote sensors, a local temperature sensor, and a high-side current 30 shunt monitor. These system monitors have the capability of measuring remote 31 temperatures, on-chip temperatures, and system voltage/power/current 34 The temperatures are measured in degrees Celsius with a range of 35 -40 to + 125 degrees with a resolution of 0.0625 degree C. 39 hysteresis value. The hysteresis is in degrees Celsius with a range of [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/powerpc/power8/ |
H A D | frontend.json | 5 …"BriefDescription": "Branch instruction completed with a target address less than current instruct… 41 "BriefDescription": "Cycles when a demand ifetch was pending", 47 "BriefDescription": "Number of I-ERAT reloads", 53 "BriefDescription": "IERAT Reloaded (Miss) for a 16M page", 59 "BriefDescription": "IERAT Miss (Not implemented as DI on POWER6)", 60 "PublicDescription": "IERAT Reloaded (Miss) for a 4k page" 65 "BriefDescription": "IERAT Reloaded (Miss) for a 64k page", 71 …"BriefDescription": "Initial and Final Pump Scope was chip pump (prediction=correct) for an instru… 72 …"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was chip pum… 89 …oaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), … [all …]
|
H A D | other.json | 11 …"BriefDescription": "Cycles in 2-lpar mode. Threads 0-3 belong to Lpar0 and threads 4-7 belong to … 17 …cles in 4 LPAR mode. Threads 0-1 belong to lpar0, threads 2-3 belong to lpar1, threads 4-5 belong … 23 …"BriefDescription": "Initial and Final Pump Scope was chip pump (prediction=correct) for all data … 24 …"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was chip pum… 36 … got data from source that was at smaller scope(Chip) Final pump was group pump and initial pump w… 41 …"BriefDescription": "Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a… 42 …urced, ended up larger than Initial Pump Scope (Chip) Final pump was group pump and initial pump w… 59 …"BriefDescription": "Initial and Final Pump Scope was system pump for all data types (demand load,… 60 …n": "Initial and Final Pump Scope and data sourced across this scope was system pump for all data … 65 …n": "Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) … [all …]
|
/openbmc/docs/designs/ |
H A D | power-systems-memory-preserving-reboot.md | 1 # Memory preserving reboot and System Dump extraction flow on POWER Systems. 9 On POWER based servers, a hypervisor firmware manages and allocates resources to 10 the logical partitions running on the server. If this hypervisor encounters an 12 restarted. A typical server reboot will erase the content of the main memory 14 required for debugging the fault. Some hypervisors on the POWER based systems 15 don't have access to a non-volatile storage to store this content after a 16 failure. A warm reboot with preserving the main memory is needed on the POWER 17 based servers to create a memory dump required for the debugging. This document 18 explains the high-level flow of warm reboot and extraction of the resulting dump 23 - **Boot**: The process of initializing hardware components in a computer system [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/powerpc/power9/ |
H A D | marked.json | 5 …"BriefDescription": "Number of cycles the marked instruction is experiencing a stall while it is n… 10 …"BriefDescription": "A Page Directory Entry was reloaded to a level 1 page walk cache from beyond … 20 …BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another c… 25 …ocessor's data cache was reloaded from another chip's memory on the same Node or Group ( Remote) d… 30 …"BriefDescription": "Completion stall by Dcache miss which resolved from remote chip (cache or mem… 45 …"BriefDescription": "A Page Table Entry was reloaded to a level 3 page walk cache from the core's … 50 …"BriefDescription": "A Page Table Entry was reloaded to a level 3 page walk cache from the core's … 60 …"BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's L4 cache due… 70 …iefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another cor… 85 …he processor's Instruction cache was reloaded from a location other than the local core's L3 due t… [all …]
|
/openbmc/linux/drivers/mfd/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 17 depends on PCI && (X86_32 || (X86 && COMPILE_TEST)) 18 depends on !UML 24 bool "Altera Arria10 DevKit System Resource chip" 25 depends on ARCH_INTEL_SOCFPGA && SPI_MASTER=y && OF 29 Support for the Altera Arria10 DevKit MAX5 System Resource chip 35 bool "Altera SOCFPGA System Manager" 36 depends on ARCH_INTEL_SOCFPGA && OF 39 Select this to get System Manager support for all Altera branded 40 SOCFPGAs. The SOCFPGA System Manager handles all SOCFPGAs by [all …]
|
/openbmc/linux/drivers/irqchip/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 2 menu "IRQ chip support" 6 depends on (OF_IRQ || ACPI_GENERIC_GSI) 10 depends on OF 16 depends on PM 21 depends on ARM_GIC 27 depends on PCI 48 depends on ARM_GIC_V3_ITS 49 depends on PCI 50 depends on PCI_MSI [all …]
|
/openbmc/linux/drivers/hwmon/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 3 # Hardware monitoring chip drivers configuration 8 depends on HAS_IOMEM 12 of a system. Most modern motherboards include such a device. It 17 sensors chip(s) below. 20 sensors-detect script from the lm_sensors package. Read 21 <file:Documentation/hwmon/userspace-tools.rst> for details. 23 This support can also be built as a module. If so, the module 32 bool "Hardware Monitoring Chip debugging messages" 34 Say Y here if you want the I2C chip drivers to produce a bunch of [all …]
|
/openbmc/u-boot/drivers/usb/host/ |
H A D | Kconfig | 12 ---help--- 21 Say Y or if your system has a Dual Role SuperSpeed 22 USB controller based on the DesignWare USB3 IP Core. 26 depends on DM_USB 30 USB controller based on the DesignWare USB3 IP Core. 35 depends on ARCH_MVEBU 38 Choose this option to add support for USB 3.0 driver on mvebu 43 bool "Support for PCI-based xHCI USB controller" 44 depends on DM_USB 47 Enables support for the PCI-based xHCI controller. [all …]
|
/openbmc/linux/drivers/fsi/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 8 depends on OF 11 FSI - the FRU Support Interface - is a simple bus for low-level 12 access to POWER-based hardware. 21 located under a common /dev/fsi/ directory. Set to N unless your 25 by one so that chip 0 will have /dev/scom1 and chip1 /dev/scom2 29 symlinks in /dev/fsi/by-path when this option is enabled. 32 tristate "GPIO-based FSI master" 33 depends on GPIOLIB 36 This option enables a FSI master driver using GPIO lines. [all …]
|
/openbmc/openpower-hw-diags/util/ |
H A D | pdbg.hpp | 14 class Chip; 23 /** Chip target types. */ 46 /** @return The target associated with the given chip. */ 47 pdbg_target* getTrgt(const libhei::Chip& i_chip); 52 /** @return A string representing the given target's devtree path. */ 55 /** @return A string representing the given chip's devtree path. */ 56 const char* getPath(const libhei::Chip& i_chip); 61 /** @return The absolute position of the given chip. */ 62 uint32_t getChipPos(const libhei::Chip& i_chip); 64 /** @return The unit position of a target within a chip. */ [all …]
|
/openbmc/phosphor-mrw-tools/ |
H A D | Inventory.pm | 14 #Chips that are modeled as modules (card-chip together) 18 #for a system. The hash elements are: 21 # a simplified version of the target. 49 for my $target (sort keys %{$targetObj->getAllTargets()}) { 53 if (!$targetObj->isBadAttribute($target, "TYPE")) { 54 $type = $targetObj->getAttribute($target, "TYPE"); 57 if (!$targetObj->isBadAttribute($target, "RU_TYPE")) { 58 $ruType = $targetObj->getAttribute($target, "RU_TYPE"); 71 #Removes entries from the inventory for the card target of a module. 72 #Needed because processors and GPUs are modeled as a package which [all …]
|
/openbmc/linux/Documentation/networking/device_drivers/atm/ |
H A D | iphase.rst | 1 .. SPDX-License-Identifier: GPL-2.0 4 ATM (i)Chip IA Linux Driver Source 9 -------------------------------------------------------------------------------- 13 -------------------------------------------------------------------------------- 18 This is the README file for the Interphase PCI ATM (i)Chip IA Linux driver 23 - A single VPI (VPI value of 0) is supported. 24 - Supports 4K VCs for the server board (with 512K control memory) and 1K 26 - UBR, ABR and CBR service categories are supported. 27 - Only AAL5 is supported. 28 - Supports setting of PCR on the VCs. [all …]
|
/openbmc/u-boot/arch/x86/ |
H A D | Kconfig | 2 depends on X86 8 prompt "Run U-Boot in 32/64-bit mode" 11 U-Boot can be built as a 32-bit binary which runs in 32-bit mode 12 even on 64-bit machines. In this case SPL is not used, and U-Boot 13 runs directly from the reset vector (via 16-bit start-up). 15 Alternatively it can be run as a 64-bit binary, thus requiring a 16 64-bit machine. In this case SPL runs in 32-bit mode (via 16-bit 17 start-up) then jumps to U-Boot in 64-bit mode. 19 For now, 32-bit mode is recommended, as 64-bit is still 20 experimental and is missing a lot of features. [all …]
|
/openbmc/linux/drivers/usb/typec/mux/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 3 menu "USB Type-C Multiplexer/DeMultiplexer Switch support" 6 tristate "ON Semi FSA4480 Analog Audio Switch driver" 7 depends on I2C 10 Driver for the ON Semiconductor FSA4480 Analog Audio Switch, which 11 provides support for muxing analog audio and sideband signals on a 12 common USB Type-C connector. 13 If compiled as a module, the module will be named fsa4480. 16 tristate "Generic GPIO based SBU mux for USB Type-C applications" 18 Say Y or M if your system uses a GPIO based mux for managing the [all …]
|
/openbmc/linux/Documentation/driver-api/gpio/ |
H A D | drivers-on-gpio.rst | 6 the right in-kernel and userspace APIs/ABIs for the job, and that these 10 - leds-gpio: drivers/leds/leds-gpio.c will handle LEDs connected to GPIO 13 - ledtrig-gpio: drivers/leds/trigger/ledtrig-gpio.c will provide a LED trigger, 14 i.e. a LED will turn on/off in response to a GPIO line going high or low 15 (and that LED may in turn use the leds-gpio as per above). 17 - gpio-keys: drivers/input/keyboard/gpio_keys.c is used when your GPIO line 18 can generate interrupts in response to a key press. Also supports debounce. 20 - gpio-keys-polled: drivers/input/keyboard/gpio_keys_polled.c is used when your 22 by a timer. 24 - gpio_mouse: drivers/input/mouse/gpio_mouse.c is used to provide a mouse with [all …]
|
/openbmc/linux/drivers/input/keyboard/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 9 Say Y here, and a list of supported keyboards will be displayed. 18 depends on IIO 21 to an ADC using a resistor ladder. 24 board-specific setup logic must also provide a configuration data 27 To compile this driver as a module, choose M here: the 32 depends on PMIC_ADP5520 35 on Analog Devices ADP5520 PMICs. 37 To compile this driver as a module, choose M here: the module will 38 be called adp5520-keys. [all …]
|
/openbmc/linux/Documentation/scsi/ |
H A D | 53c700.rst | 1 .. SPDX-License-Identifier: GPL-2.0 10 This driver supports the 53c700 and 53c700-66 chips. It also supports 12 does sync (-66 and 710 only), disconnects and tag command queueing. 14 Since the 53c700 must be interfaced to a bus, you need to wrapper the 25 A compile time flag is:: 29 define if the chipset must be supported in little endian mode on a big 30 endian architecture (used for the 700 on parisc). 33 Using the Chip Core Driver 36 In order to plumb the 53c700 chip core driver into a working SCSI 37 driver, you need to know three things about the way the chip is wired [all …]
|
/openbmc/phosphor-mrw-tools/docs/ |
H A D | mrw-xml-requirements.md | 3 This document describes the data requirements that OpenBMC has on the machine 5 [Serverwiz2](https://www.github.com/open-power/serverwiz). The requirements in 8 If a particular OpenBMC implementation doesn't use a certain function, then that 11 ## System Inventory 13 The system inventory can be generated from the MRW XML. The inventory typically 14 contains all FRUs (field replaceable units), along with a few non-FRU entities, 15 like the BMC chip and processor cores. 17 To specify a target in the MRW should be in the inventory: 19 - Set the `FRU_NAME` attribute of that target. 28 modeled in the MRW XML. For a system built with parts that already have existing [all …]
|
/openbmc/linux/Documentation/ABI/testing/ |
H A D | sysfs-bus-event_source-devices-hv_24x7 | 3 Contact: Linux on PowerPC Developer List <linuxppc-dev@lists.ozlabs.org> 4 Description: Read-only. Attribute group to describe the magic bits 5 that go into perf_event_attr.config for a particular pmu. 6 (See ABI/testing/sysfs-bus-event_source-devices-format). 8 Each attribute under this group defines a bit range of the 12 chip = "config:16-31" 13 core = "config:16-31" 14 domain = "config:0-3" 15 lpar = "config:0-15" 16 offset = "config:32-63" [all …]
|